

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J41 MLB SCHEMATIC 6.6.0
DVT
4/09/13

Page	Contents	Sync	Date
1	1 Table of Contents	MASTER	01/17/2013
2	2 BOM Configuration	J43_MLB	MASTER
3	3 BOM Variants	MASTER	MASTER
4	4 PD Parts	MASTER	09/13/2012
5	5 CPU GFX/NCTF/RSVD	WILL_J43	09/13/2012
6	6 CPU Misc/JTAG/CFG/RSVD	WILL_J43	09/13/2012
7	7 CPU DDR3/LPDDR3 Interfaces	WILL_J43	10/02/2012
8	8 CPU/PCH POWER	J43_MLB	10/02/2012
9	9 CPU/PCH GROUNDS	J43_MLB	01/11/2013
10	10 CPU Decoupling	LABEL_J41	09/13/2012
11	12 PCH Decoupling	WILL_J43	12/17/2012
12	13 PCH Audio/JTAG/SATA/CLK	WILL_J43	02/20/2013
13	14 PCH PM/PCI/GFX	J43_MLB	09/13/2012
14	15 PCH PCIe/USB/LPC/SPI/SMBus	WILL_J43	01/14/2013
15	16 PCH GPIO/MISC/LPIO	WILL_J43	12/17/2012
16	18 CPU/PCH Merged XDP	WILL_J43	01/09/2013
17	19 Chipset Support	J43_MLB1	01/17/2013
18	20 Project Chipset Support	J43_MLB	02/04/2013
19	22 DDR3 VREF MARGINING	WILL_J43	MASTER
20	23 LPDDR3 DRAM Channel A (0-31)	MASTER	MASTER
21	24 LPDDR3 DRAM Channel A (32-63)	MASTER	MASTER
22	25 LPDDR3 DRAM Channel B (0-31)	MASTER	MASTER
23	26 LPDDR3 DRAM Channel B (32-63)	MASTER	09/21/2012
24	27 LPDDR3 DRAM Termination	J43_MLB	01/29/2013
25	28 Thunderbolt Host (1 of 2)	WILL_J43	07/16/2012
26	29 Thunderbolt Host (2 of 2)	J15_MLB	12/17/2012
27	30 TBT Power Support	WILL_J43	09/04/2012
28	32 Thunderbolt Connector A	J43_MLB	10/02/2012
29	35 Wireless Connector	J43_MLB	02/20/2013
30	37 SSD Connector	J43_MLB	01/09/2013
31	39 Camera 1 of 2	J43_MLB1	09/14/2012
32	40 Camera 2 of 2	J43_MLB	02/20/2013
33	46 External A USB3 Connector	J43_MLB	01/17/2013
34	48 IPD Connector	J43_MLB	12/17/2012
35	50 SMC	WILL_J43	

Page	(.csa)	Contents	Sync	Date
36	51	SMC Shared Support	WILL_J43	12/17/2012
37	52	SMC Project Support	J43_MLB	02/20/2013
38	53	SMBus Connections	J43_MLB	09/28/2012
39	54	High Side Current Sensing	SID_J41	02/26/2013
40	55	Voltage & Load Side Current Sensing	SID_J41	02/26/2013
41	56	Debug Sensors 1	SID_J41	02/26/2013
42	58	Thermal Sensors	J43_MLB	02/20/2013
43	60	Fan	J43_MLB	09/13/2012
44	61	LPC+SPI Debug Connector	K21_MLB	12/13/2010
45	64	Audio: Speaker Amp	J43_MLB	09/04/2012
46	69	Battery Connector & Hall Effect	MASTER	09/13/2012
47	70	DC-In & G3H Supply	J43_MLB	09/14/2012
48	71	PBus Supply & Battery Charger	J43_MLB	10/09/2012
49	72	CPU VR12.6 VCC Regulator IC	J43_MLB	09/21/2012
50	73	CPU VR12.5 VCC Power Stage	J43_MLB	09/17/2012
51	74	LPDDR3 Supply	J43_MLB	10/02/2012
52	75	5V S4RS3 / 3.3V S5 Power Supply	J43_MLB	09/10/2012
53	76	1.05V S0 Power Supply	J43_MLB	09/13/2012
54	77	LCD/KBD Backlight Driver	J43_MLB	10/04/2012
55	78	Misc Power Supplies	J43_MLB	10/04/2012
56	80	Power FETs	J43_MLB	09/16/2012
57	81	Power Control	J43_MLB	09/11/2012
58	83	Internal DisplayPort Connector	J43_MLB	11/13/2012
59	95	LIO Connector	CLEAN_J41	12/17/2012
60	100	Power Aliases	WILL_J43	MASTER
61	102	Signal Aliases	MASTER	12/17/2012
62	104	Func Test / No Test	WILL_J43	MASTER
63	105	Project FCT/NC/Aliases	MASTER	10/24/2012
64	110	PCB Rule Definitions	J43_MLB	09/21/2012
65	111	CPU Constraints	J43_MLB	11/13/2012
66	112	PCH Constraints 1	CLEAN_J41	09/14/2012
67	113	PCH Constraints 2	J43_MLB	09/07/2012
68	114	Memory Constraints	CHINMAY_J41	09/07/2012
69	115	Thunderbolt Constraints	CHINMAY_J41	09/07/2012
70	116	Camera Constraints	CHINMAY_J41	09/13/2012
71	117	SMC Constraints	CHINMAY_J41	09/13/2012
72	118	Project Specific Constraints	J43_MLB	MASTER
73	120	Reference	MASTER	

ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9795	1	SCHEM,MLB, J41	SCH	CRITICAL	
820-3435	1	PCBF,MLB, J41	PCB	CRITICAL	

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Apr 9 19:41:45 2013

DRAWING TITLE			
		<PART_DESCRIPTION> Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 1 OF 120	SHEET 1 OF 73

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG: ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL: ENG	ALTERNATE, BKLT: ENG, XDP_CONN, DDRVREF_DAC, S0PGOOD_ISL, DBGLED, ISNS: ENG
MLB_DEVEL: PVT	XDP_CONN
MLB_DEBUG: ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG: PVT	DEVEL_BOM, BKLT: PROD, XDP, LPCPLUS, ISNS: PROD
MLB_DEBUG: PROD	BKLT: PROD, LPCPLUS, XDP, ISNS: PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPU_HS_ISNS=YES,CPUVR_ISNS=YES,DRAM_ISNS=YES,P1V65_ISNS=YES,AIRPORT_ISNS=YES,SSD_ISNS=YES,LCD0KLT_ISNS=YES,P3V35S_ISNS=YES,V3V50S_ISNS=YES,OTHER_HS_ISNS=YES,CAM_ISNS=YES,CPUDDR_ISNS=YES,PANEL_ISNS=YES
ISNS:PROD	CPU_HS_ISNS=YES,CPUVR_ISNS=YES,DRAM_ISNS=YES,P1V65_ISNS=NO,AIRPORT_ISNS=NO,SSD_ISNS=YES,LCD0KLT_ISNS=NO,P3V35S_ISNS=NO,V3V50S_ISNS=NO,OTHER_HS_ISNS=NO,CAM_ISNS=NO,CPUDDR_ISNS=NO,PANEL_ISNS=NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM,256KBIT,SPI,5MHZ,1.8V,2X3QFN	U2890	CRITICAL	TBTR0M:BLANK
341S3802	1	IC,EEPROM,C/R (V23.4) EVT,341/341	U2890	CRITICAL	TBTR0M:PROG
338S1159	1	IC,SMC12-A3,40MHZ/500MIPS MCU,9X9,157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X8X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X8X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC,EPI ROM (V0071) DVT,341/343	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW, SR16M, PRQ, C0, 1.3, 15W, 2+3, 1.0, 3M, BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW, SR16L, PRQ, C0, 1.4, 15W, 2+3, 1.1, 3M, BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW, SR16H, PRQ, C0, 1.7, 15W, 2+3, 1.1, 4M, BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC, TBT, CR -4C, B1, PRQ, C10, 288, 12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC, BCM1570BA2, S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY, SUBASSY, PCBA, HALL EFFECT, K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYMAX ADHESIVE 29993-SC 0.4G	GLUE	CRITICAL	
825-7670	1	LABEL, TEXT, MLB, K21/K78	LABEL		
376S0964	2	MOSFET, N-CH, 25V, 30A, 9.6M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET, N-CH, 25V, 30A, 6.1M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET, N-CH, 30V, 15.3A, 12M, 8P 3.3X3.3 DFN	Q7310, Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET, N-CH, 30V, 22A, 6.0M, 8P 3.3X3.3 DFN	Q7311, Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_4GB
333S0681	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:HYNIX_8GB
333S0676	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_4GB
333S0680	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:SAMSUNG_8GB
333S0678	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_4GB
333S0666	4	IC, SDRAM, 16Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:ELPIDA_8GB
333S0679	4	IC, SDRAM, 8Gb, LPDDR3-1600, 178P FBGA	U2300, U2400, U2500, U2600	CRITICAL	DRAM_TYPE:MICRON_4GB

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NXP alt for Diodes dual
376S1089	376S1128		ALL	NXP alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Gale/Vishay alt to Cyntec
372S0186	372S0185		ALL	NXP alt to Diodes
197S0479	197S0478		ALL	289W Epson alt to NDK
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cyntec alt to NEC
197S0480	197S0343		ALL	NDK crystal alt to TXC
197S0481	197S0343		ALL	Epson crystal alt to TXC
107S0254	107S0241		ALL	Cyntec sense R alt to TFT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	OnSemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epson alt to TXC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Renesas alt to Vishay
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TFT
107S0250	107S0248		ALL	Cyntec alt to TFT

CPU DRAM CFG Chart

VENDOR	CFG 1	CFG 0
HYNIX	0	0
SAMSUNG	1	0
MICRON	0	1
ELPIDA	1	1


SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1


SYNC MASTER-J43 MLB		SYNC DATE=01/17/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		2 OF 120	
		SHEET	
		2 OF 73	

DD

C





USB/SD Card Pogo





C

A











SYNC MASTER=LABEL J41		SYNC DATE=01/11/2013	
PAGE TITLE		CPU Decoupling	
DRAWING NUMBER		<SCH_NUM>	SIZE
REVISION		<E4LABEL>	D
BRANCH		<BRANCH>	
PAGE		10 OF 120	
SHEET		10 OF 73	

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED





LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srin, dated 9/10/2012 2:11pm.

SYNC MASTER=WILL J43		SYNC DATE=09/13/2012	
PAGE TITLE			
PCH Decoupling			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	12 OF 120
		SHEET	11 OF 73










Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page

Requires connection to SMC via 1K series R

SYNC MASTER=WILL J43		SYNC DATE=01/14/2013	
PAGE TITLE		PCH GPIO/MISC/LPIO	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPERTY OF APPLE INC.		PAGE	16 OF 120
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	15 OF 73
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



System RTC Power Source & 32kHz / 25MHz Clock Generator

Chipset uses 24MHz crystal, GreenCLK kept to save 1x 25MHz crystal & 1x 32kHz crystal

This looks a little ugly to support new and old parts. With GreenCLK Rev C pin 5 must receive S5 power (Stuff R2042)

GreenCLK 25MHz Power Must be powered if any VDDIO is powered.

CAM XTAL Power
TBT XTAL Power

PP3V42 G3H

Coin-Cell: VBAT (300-ohm & 10uF RC)
No Coin-Cell: 3.42V G3Hot (no RC)

PP3V3 S5

Coin-Cell & G3Hot: 3.42V G3Hot
Coin-Cell & No G3Hot: 3.3V S5
No Coin-Cell: 3.3V S5


No bypass necessary

C1924 0.1uF
C1922 0.1uF
C1902 1uF


VBAT and +V3.3A are internally 0Red to create VDD_RTC_OUT.
+V3.3A should be first available ~3.3V power to reduce VBAT draw.

NOTE: 30 PPM or better required for RTC accuracy


PCH 24MHz Crystal



PCH 24MHz Outputs




PCH Reset Button




Memory VTT Enable Level-Shifter

CPU output is on VDDQ rail (1.2V), TPS51916 has 1.8V Vih(min).




PCH ME Disable Strap




PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q1920 & 5V pull-up allows circuit to work regardless of HDA voltage.


VCCST (1.05V S0) PWRGD



PCH PWR0K Generation



SYNC MASTER=J43 MLB1		SYNC DATE=01/09/2013	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	19 OF 120
		SHEET	17 OF 73



```
Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF
```


```
Signal aliases required by this page:
- =I2C_VREFDAC_SCL
- =I2C_VREFDAC_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA
```

```
BOM options provided by this page:
- DDRVREF_DAC - Stuffs DAC margining circuit.
```

FETs for CPU isolation during DAC margining


NOTE: CPU has single output for VREFCA. Split into two signals for independent DAC margining support. When DAC margining VREFCA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.

DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Always used, regardless
of margining option.



SYNC MASTER=WILL J43		SYNC DATE=02/04/2013	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER <SCH_NUM> D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC.		PAGE 22 OF 120	
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET 19 OF 73	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

LPDDR3 CHANNEL A (0-31)




D



B

A

LPDDR3 CHANNEL B (0-31)





D




B

A







EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J15 MLB

SYNC DATE=07/16/2012

Thunderbolt Host (2 of 2)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
29 OF 120

SHEET
26 OF 73

Page Notes

Power aliases required by this page:

- PPVIN_SW_TBTBST (8-13V Boost Input)
- PP15V_TBT_REG (15V Boost Output)
- PP3V3_TBT_P3V3TBTFT (3.3V FET Input)
- PP3V3_TBT_FET (3.3V FET Output)
- PP3V3_S0_TBT_PWRCTL (1.05V FET Input)
- PP1V05_TBT_P1V05TBTFT (1.05V FET Input)
- PP1V05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:

- TBT_CLKREQ_L
- TBT_RESET_L

BOM options provided by this page:

(NONE)

TBT 15V Boost Regulator

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C

CRITICAL
Q3080
SI8409DB

PPVIN S4SW TBTBST FET
8-13V Input
Changes required
for 2S.
Voltage not specified here,
add property on another page.

CRITICAL
L3095
6.8UH-4.0A

CRITICAL
D3095
POWERDI-123

PP15V TBT
Vout = 15.1V
Max Current = 1.0A
Freq = 300KHz

Supervisor & CLKREQ# Isolation

TBT "POC" Power-up Reset

3.3V TBT "LC" Switch

U3010
TPS22924
CSP
Max Current = 2A (85C)

Part	TPS22924C
Type	Load Switch
R(on)	18.5 mOhm Typ 25.8 mOhm Max

1.05V TBT "LC" Switch

U3015
TPS22920
CSP
Max Current = 4A (85C)


Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ 10.4 mOhm Max

1.05V TBT "CIO" Switch

U3020
TPS22920
CSP
Max Current = 4A (85C)

Part	TPS22920
Type	Load Switch
R(on)	6.1 mOhm Typ 10.4 mOhm Max

SYNC MASTER=WILL J43		SYNC DATE=12/17/2012	
PAGE TITLE			
TBT Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 120
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	27 OF 73
IV ALL RIGHTS RESERVED			



D

C

B


A

D


C

B

A




SYNC MASTER=J43 MLB		SYNC DATE=02/20/2013	
PAGE TITLE		SSD Connector	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	37 OF 120
		SHEET	30 OF 73






Right USB Port A

USB Port Power Switch



Mojo SMC Debug Mux








IPD Flex Connector


CRITICAL
518S0884
J4800
TF13BS-20S-0.4SH
F-RT-SM-1

SYNC MASTER=J43 MLB		SYNC DATE=01/17/2013	
PAGE TITLE			
IPD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	48 OF 120
		SHEET	34 OF 73









Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5485		SSD_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0830HM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

SYNC MASTER=SID 341

SYNC DATE=02/26/2013

High Side Current Sensing

Apple Inc.

DRAWING NUMBER
<SCH NUM> D

REVISION
<E4LABEL>


BRANCH
<BRANCH>

PAGE
54 OF 120

SHEET
39 OF 73

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)

PU: SMBus mode

GAIN: 500X

In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

With 100mA battery current, Will have 10.2mV difference going into sense pins of U5800. This will set the minimum current threshold at 0.100mA

ILDC :LCD Panel Current Sense / Filter

VR IMON Current Sense Filter

Discrete High side Current threshold

BMON : Discrete BMON Current Sense / Filter

Vref = 0.406mV Vth = 0.442 = 1A from Battery
Vtl = 0.290mv = 0.687A from battery
Hysteresis TBD based on RC value changes

Gain: 50x
Scale: 2A / v
Max VOut: 3.3V at 6.6A

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K 0HM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=SID J41

SYNC DATE=02/26/2013

Debug Sensors 1

Apple Inc.

<SCH_NUM> D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


56 OF 120

SHEET


41 OF 73



TBT,MLB Bottom Proximity Sensors



TBT, MLBBOT and TBD Temp Sensor



SYNC MASTER=J43 MLB

SYNC DATE=02/20/2013

Thermal Sensors

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


58 OF 120

SHEET

42 OF 73

D





LPC+SPI Connector


SPI Bus Series Termination


Matt Card ROM Slave

MLB ROM Slave

SMC12 Master

SYNC MASTER=K21 MLB		SYNC DATE=12/13/2016	
PAGE TITLE			
LPC+SPI Debug Connector			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 120
		SHEET	44 OF 73
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





D



B


A





C

B

A









Vout = 1.85V max
32A max output
f = 700kHz


SYNC MASTER=J43 MLB		SYNC DATE=09/21/2012		
PAGE TITLE				
CPU VR12.5 VCC Power Stage				
 Apple Inc.	DRAWING NUMBER		SIZE	
	<SCH_NUM>		D	
	REVISION		<E4LABEL>	
	BRANCH		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
PAGE		73 OF 120		
SHEET		50 OF 73		




1.05V S0 Regulator




SYNC MASTER=J43 MLB		SYNC DATE=09/10/2012	
PAGE TITLE			
1.05V S0 Power Supply			
	Apple Inc.		
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		76 OF 120	
SHEET		53 OF 73	




Keyboard Backlight Driver & Detection





Keyboard Backlight Connector






1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



SYNC MASTER=J43 MLB		SYNC DATE=10/04/2012	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT IT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		<BRANCH> PAGE 78 OF 120 SHEET 55 OF 73	



Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

1.05V PCH HSI0 Switch

Part	SLG5AP1417V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSI0 has turn-on requirement of
<0.1V/uS ramp rate and
<65uS from EN to 95% (1.05V)


5V S0 Switch

Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ 17 mOhm Max
Current	2.5A


SYNC MASTER=J43 MLB


SYNC DATE=10/04/2012

Power FETs		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	80 OF 120
		SHEET	56 OF 73




Mobile System Power State Table							
State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SUS_EN	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	X	1	1	1	1	1	1
Sleep (S3AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (S0HAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (S0HAC)	1	0	0	0	0	0	0





8	7	6	5	4	3	2	1
LPDDR3 Command/Address							
D	MAKE_BASE		MAKE_BASE		MAKE_BASE		
	=MEM A A<5>		=MEM A DQ<0>		=MEM B DQ<0>		
	=MEM A A<9>		=MEM A DQ<1>		=MEM B DQ<1>		
	=MEM A A<6>		=MEM A DQ<2>		=MEM B DQ<2>		
	=MEM A A<8>		=MEM A DQ<3>		=MEM B DQ<3>		
	=MEM A A<7>		=MEM A DQ<4>		=MEM B DQ<4>		
	=MEM A BA<2>		=MEM A DQ<5>		=MEM B DQ<5>		
	MEM A CAA<6>		=MEM A DQ<6>		=MEM B DQ<6>		
	=MEM A A<11>		=MEM A DQ<7>		=MEM B DQ<7>		
	=MEM A A<15>		=MEM A DQ<8>		=MEM B DQ<8>		
C	=MEM A A<14>		=MEM A DQ<9>		=MEM B DQ<9>		
	=MEM A A<13>		=MEM A DQ<10>		=MEM B DQ<10>		
	=MEM A CAS L		=MEM A DQ<11>		=MEM B DQ<11>		
	=MEM A WE L		=MEM A DQ<12>		=MEM B DQ<12>		
	=MEM A RAS L		=MEM A DQ<13>		=MEM B DQ<13>		
	=MEM A BA<0>		=MEM A DQ<14>		=MEM B DQ<14>		
	=MEM A A<2>		=MEM A DQ<15>		=MEM B DQ<15>		
	MEM A CAB<6>		=MEM A DQ<16>		=MEM B DQ<16>		
	=MEM A A<10>		=MEM A DQ<17>		=MEM B DQ<17>		
	=MEM A A<1>		=MEM A DQ<18>		=MEM B DQ<18>		
B	=MEM A A<0>		=MEM A DQ<19>		=MEM B DQ<19>		
	MEM A ODT<0>		=MEM A DQ<20>		=MEM B DQ<20>		
	TP LPDDR3 RSVD1		=MEM A DQ<21>		=MEM B DQ<21>		
	TP LPDDR3 RSVD2		=MEM A DQ<22>		=MEM B DQ<22>		
	=MEM B A<5>		=MEM A DQ<23>		=MEM B DQ<23>		
	=MEM B A<9>		=MEM A DQ<24>		=MEM B DQ<24>		
	=MEM B A<6>		=MEM A DQ<25>		=MEM B DQ<25>		
	=MEM B A<8>		=MEM A DQ<26>		=MEM B DQ<26>		
	=MEM B A<7>		=MEM A DQ<27>		=MEM B DQ<27>		
	=MEM B BA<2>		=MEM A DQ<28>		=MEM B DQ<28>		
A	MEM B CAA<6>		=MEM A DQ<29>		=MEM B DQ<29>		
	=MEM B A<11>		=MEM A DQ<30>		=MEM B DQ<30>		
	=MEM B A<15>		=MEM A DQ<31>		=MEM B DQ<31>		
	=MEM B A<14>		=MEM A DQ<32>		=MEM B DQ<32>		
	=MEM B A<13>		=MEM A DQ<33>		=MEM B DQ<33>		
	=MEM B CAS L		=MEM A DQ<34>		=MEM B DQ<34>		
	=MEM B WE L		=MEM A DQ<35>		=MEM B DQ<35>		
	=MEM B RAS L		=MEM A DQ<36>		=MEM B DQ<36>		
	=MEM B BA<0>		=MEM A DQ<37>		=MEM B DQ<37>		
	=MEM B A<2>		=MEM A DQ<38>		=MEM B DQ<38>		

SYNC_MASTER=MASTER		SYNC_DATE=MASTER	
PAGE TITLE			
Signal Aliases			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
PAGE		SHEET	
102 OF 120		61 OF 73	



J41/J43 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA, MEM_TERM	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2, ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3, ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4, ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2,ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3,ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4,ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.110 MM	0.110 MM
70_OHM_DIFF	ISL2,ISL11	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL3,ISL10	Y	0.105 MM	0.105 MM		0.100 MM	0.100 MM
70_OHM_DIFF	ISL4,ISL9	Y	0.110 MM	0.110MM		0.095 MM	0.095 MM
70_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	TOP,BOTTOM	Y	0.115 MM	0.115 MM		0.200 MM	0.200 MM
90_OHM_DIFF	ISL2,ISL11	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL3,ISL10	Y	0.070 MM	0.070 MM		0.180 MM	0.180 MM
90_OHM_DIFF	ISL4,ISL9	Y	0.076 MM	0.076 MM		0.180 MM	0.180 MM
90_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1X_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P075MM	*	0.075 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P075MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	BGA	P070MM_BGA

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
P070MM_BGA	*			0.070 MM	5 MM		0.075 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
73_OHM_DIFF	TOP, BOTTOM	Y	0.165 MM	0.165 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL2, ISL11	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL3, ISL10	Y	0.106 MM	0.106 MM		0.150 MM	0.150 MM
73_OHM_DIFF	ISL4, ISL9	Y	0.110 MM	0.110 MM		0.150 MM	0.150 MM
73_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	TOP, BOTTOM	Y	0.120 MM	0.120 MM		0.150 MM	0.150 MM
85_OHM_DIFF	ISL2, ISL11	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL3, ISL10	Y	0.078 MM	0.078 MM		0.160 MM	0.160 MM
85_OHM_DIFF	ISL4, ISL9	Y	0.082 MM	0.082 MM		0.140 MM	0.140 MM
85_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

SYNC MASTER-J43 MLB		SYNC DATE=10/24/2012	
PAGE TITLE		DRAWING NUMBER	
PCB Rule Definitions		SIZE	
 Apple Inc.		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		110 OF 120	
		SHEET	
		64 OF 73	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX20THERTX	USB3_TX20THERTX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX20THERRX	USB3_RX20THERRX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_20THERHS	USB3_20THERHS	TOP, BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_TX	*	USB3_20THERHS	USB3_20THER	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_20THERHS				
USB3_PCH_RX	*_RX	*	USB3_20THERHS				
USB3_PCH_TX	*	*	USB3_20THER				
USB3_PCH_RX	*	*	USB3_20THER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

[illegible]

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNC MASTER=CLEAN J41		SYNC DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 112 OF 120	
		SHEET 66 OF 73	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2X_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8X_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=3X_DIELECTRIC	?
MEM_CMD2CMD	*	=3X_DIELECTRIC	?
MEM_CMD2CTRL	*	=3X_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3X_DIELECTRIC	?
MEM_CLK2CLK	*	=6X_DIELECTRIC	?
MEM_20THERMEM	*	=4X_DIELECTRIC	?
MEM_2PWR	*	=2X_DIELECTRIC	10000
MEM_2GND	*	=2X_DIELECTRIC	10000
MEM_2OTHER	*	=6X_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_20THER
MEM_A_DQS_1	*	*	MEM_20THER
MEM_A_DQS_2	*	*	MEM_20THER
MEM_A_DQS_3	*	*	MEM_20THER
MEM_A_DQS_4	*	*	MEM_20THER
MEM_A_DQS_5	*	*	MEM_20THER
MEM_A_DQS_6	*	*	MEM_20THER
MEM_A_DQS_7	*	*	MEM_20THER
MEM_B_DQS_0	*	*	MEM_20THER
MEM_B_DQS_1	*	*	MEM_20THER
MEM_B_DQS_2	*	*	MEM_20THER
MEM_B_DQS_3	*	*	MEM_20THER
MEM_B_DQS_4	*	*	MEM_20THER
MEM_B_DQS_5	*	*	MEM_20THER
MEM_B_DQS_6	*	*	MEM_20THER
MEM_B_DQS_7	*	*	MEM_20THER

MEM_A_DATA_0	*	*	MEM_20THER
MEM_A_DATA_1	*	*	MEM_20THER
MEM_A_DATA_2	*	*	MEM_20THER
MEM_A_DATA_3	*	*	MEM_20THER
MEM_A_DATA_4	*	*	MEM_20THER
MEM_A_DATA_5	*	*	MEM_20THER
MEM_A_DATA_6	*	*	MEM_20THER
MEM_A_DATA_7	*	*	MEM_20THER
MEM_B_DATA_0	*	*	MEM_20THER
MEM_B_DATA_1	*	*	MEM_20THER
MEM_B_DATA_2	*	*	MEM_20THER
MEM_B_DATA_3	*	*	MEM_20THER
MEM_B_DATA_4	*	*	MEM_20THER
MEM_B_DATA_5	*	*	MEM_20THER
MEM_B_DATA_6	*	*	MEM_20THER
MEM_B_DATA_7	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_CMD	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_20THERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_20THERMEM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS I<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 61
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	7 20 24 61
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 61
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 61
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 61
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 61
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 61
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 61
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 61
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 61
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 61
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 61
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 61
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 61
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 61
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 61
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 61
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 61
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 61
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS I<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 61
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>	7 22 24 61
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 23 24 61
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 61
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 61
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 61
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 61
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 23 61
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 61
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 61
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 61
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 61
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 61
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 61
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 61
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 61
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 23 61
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 23 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 61
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 61
		MEM_PWR	PP1V2 S3	
		MEM_PWR	PP0V6 S3 MEM VREFCA A	17 19 20 21 22 23 40
		MEM_PWR	PP0V6 S3 MEM VREFDQ A	18 19 20 21
		MEM_PWR	PP0V6 S3 MEM VREFCA B	18 19 20 21
		MEM_PWR	PP0V6 S3 MEM VREFDQ B	18 19 22 23
		MEM_PWR		18 19 22 23

SYNC_MASTER=CHINMAY_341		SYNC_DATE=09/07/2012	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	114 OF 120
		SHEET	68 OF 73

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX
TBTDP_TX	*_TX	*	TBTDP_20THERHS
TBTDP_RX	*_TX	*	TBTDP_20THERHS
TBTDP_TX	*_RX	*	TBTDP_20THERHS
TBTDP_RX	*_RX	*	TBTDP_20THERHS
TBTDP_TX	*	*	TBTDP_20THER
TBTDP_RX	*	*	TBTDP_20THER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD _P _TX2TX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _RX2RX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _TX2RX	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTD _P _20THERHS	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTD _P _20THER	TOP, BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_TX2TX	*	=4x_DIELECTRIC	?
TBTD_P_RX2RX	*	=4x_DIELECTRIC	?
TBTD_P_TX2RX	*	=6x_DIELECTRIC	?
TBTD_P_20THERHS	*	=6x_DIELECTRIC	?
TBTD_P_20THER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET		NET _TYPE			
		PHYSICAL	SPACING		
 	TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C P<1..0>	25
	TBT_A_R2D	TBTDP_80D	TBTDP_TX	TBT A R2D C N<1..0>	25
 		TBTDP_80D	TBTDP_TX	TBT A R2D P<1..0>	28
		TBTDP_80D	TBTDP_TX	TBT A R2D N<1..0>	28
 	DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C P<1>	25
	DP_TBTPA_ML1	DP_80D	DP_TX	DP TBTPA ML C N<1>	25
 	DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C P<3>	25
	DP_TBTPA_ML3	DP_80D	DP_TX	DP TBTPA ML C N<3>	25
 		DP_80D	DP_TX	DP TBTPA ML P<3..1:2>	28
		DP_80D	DP_TX	DP TBTPA ML N<3..1:2>	28
 		DP_80D	DP_TX	DP A LSX ML P<1>	28
		DP_80D	DP_TX	DP A LSX ML N<1>	28
 		TBTDP_80D	TBTDP_RX	TBT A D2R C P<1..0>	28
		TBTDP_80D	TBTDP_RX	TBT A D2R C N<1..0>	28
 	TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R P<1>	25
	TBT_A_D2R1	TBTDP_80D	TBTDP_RX	TBT A D2R N<1>	25
 	TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R P<0>	25
	TBT_A_D2R0	TBTDP_80D	TBTDP_RX	TBT A D2R N<0>	25
 	TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C P	25
	TBT_A_AUXCH	DP_80D	DP_AUX	DP TBTPA AUXCH C N	25
 		DP_80D	DP_AUX	DP TBTPA AUXCH P	28
		DP_80D	DP_AUX	DP TBTPA AUXCH N	28
 		DP_80D	DP_AUX	DP A AUXCH DDC P	28
		DP_80D	DP_AUX	DP A AUXCH DDC N	28
 		TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC P	28
		TBTDP_80D	TBTDP_RX	TBT A D2R1 AUXDDC N	28
 	TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C P<1..0>	62
	TBT_B_R2D	TBTDP_80D	TBTDP_TX	TBT B R2D C N<1..0>	62
 		TBTDP_80D	TBTDP_TX	TBT B R2D P<1..0>	62
		TBTDP_80D	TBTDP_TX	TBT B R2D N<1..0>	62
 	DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CP<3..1:2>	62
	DP_TBTPB_ML	DP_80D	DP_TX	NC DP TBTPB ML CN<3..1:2>	62
 		DP_80D	DP_TX	DP TBTPB ML P<3..1:2>	62
		DP_80D	DP_TX	DP TBTPB ML N<3..1:2>	62
 		DP_80D	DP_TX	DP B LSX ML P<1>	62
		DP_80D	DP_TX	DP B LSX ML N<1>	62
 		TBTDP_80D	TBTDP_RX	TBT B D2R C P<1..0>	62
		TBTDP_80D	TBTDP_RX	TBT B D2R C N<1..0>	62
 	TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R P<1..0>	62
	TBT_B_D2R	TBTDP_80D	TBTDP_RX	TBT B D2R N<1..0>	62
 	TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CP	25
	TBT_B_AUXCH	DP_80D	DP_AUX	NC DP TBTPB AUXCH CN	25
 		DP_80D	DP_AUX	DP TBTPB AUXCH P	62
		DP_80D	DP_AUX	DP TBTPB AUXCH N	62
 		DP_80D	DP_AUX	DP B AUXCH DDC P	62
		DP_80D	DP_AUX	DP B AUXCH DDC N	62
 		TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC P	62
		TBTDP_80D	TBTDP_RX	TBT B D2R1 AUXDDC N	62

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP_80D	DP_TX	DP_TBTSRC ML C P<3..0>
		DP_80D	DP_TX	DP_TBTSRC ML C N<3..0>
		DP_80D	DP_AUX	DP_TBTSRC AUXCH C P
		DP_80D	DP_AUX	DP_TBTSRC AUXCH C N
	TBT_SPT_CLK	TBT_SPT_45S	TBT_SPT	TBT SPI CLK
	TBT_SPT_MOST	TBT_SPT_45S	TBT_SPT	TBT SPI MOSI
	TBT_SPT_MISO	TBT_SPT_45S	TBT_SPT	TBT SPI MISO
	TBT_SPT_CS_L	TBT_SPT_45S	TBT_SPT	TBT SPI CS L

Only used on hosts supporting Thunderbolt video-in

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICKL_20THER	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICKL_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS20WNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_20THERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER
S2_MEM_DQS*	*	*	S2MEM_20THER
S2_MEM_CMD	*	*	S2MEM_20THER
S2_MEM_CTRL	*	*	S2MEM_20THER
S2_MEM_CLK	*	*	S2MEM_20THER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MFM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	31 32
S2_MEM_CTRL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CKE	31 32
S2_MEM_CTRL	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_ODT	32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_WE_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	31 32
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	31 32
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	31 32
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	31 32
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	31 32
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DM<0>	31 32
S2_MEM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DM<1>	31 32
S2_MEM_A	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	31 32
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DQ<7..0>	31 32
S2_MEM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DQ<15..8>	31 32
MIPI_DATA_S2	MIPT_85D	MIPI_DATA	MIPI_DATA_P	31 32
MIPI_DATA_S2	MIPT_85D	MIPI_DATA	MIPI_DATA_N	31 32
	MIPT_85D	MIPI_DATA	MIPI_DATA_CONN_P	32 62
	MIPT_85D	MIPI_DATA	MIPI_DATA_CONN_N	32 62
MIPI_CLK_S2	MIPT_85D	CLK_MIPI	MIPI_CLK_P	31 32
MIPI_CLK_S2	MIPT_85D	CLK_MIPI	MIPI_CLK_N	31 32
	MIPT_85D	CLK_MIPI	MIPI_CLK_CONN_P	32 62
	MIPT_85D	CLK_MIPI	MIPI_CLK_CONN_N	32 62
		S2_MEM_PWR	PP1V35_CAM	31 32
		S2_MEM_PWR	PP0V675_CAM_VREF	31 32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFCA	32
		S2_MEM_PWR	PP0V675_MEM_CAM_VREFDQ	32

SYNC_MASTER=CHINMAY_J41		SYNC_DATE=09/07/2012	
PAGE TITLE			
Camera Constraints			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		116 OF 120	
SHEET		70 OF 73	



8	7	6	5	4	3	2	1
Change List: <rdar:///component/508389> J41 HW EE Schematic Proto 0 <rdar:///component/512995> J41 HW EE Schematic Pre Proto 1 <rdar:///component/508412> J41 HW EE Schematic Proto 1 <rdar:///component/508413> J41 HW EE Schematic EVT <rdar:///component/508414> J41 HW EE Schematic DVT							
Kismet: afp:///kismet.apple.com/Kismet-Projects/J41-J43							
Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design							
MobileMac HW Radar: <rdar:///component/497591> MobileMac HW Task <rdar:///component/497587> MobileMac HW Schematic <rdar:///component/497585> MobileMac HW New Bugs <rdar:///component/497588> MobileMac HW Layout <rdar:///component/497590> MobileMac HW Investigation <rdar:///component/497589> MobileMac HW Architecture							
Other Info: Page Allocations - <rdar:///problem/11791318> 2012 Schematic Page Allocations							
8	7	6	5	4	3	2	1

SYNC_MASTER=MASTER

SYNC_DATE=MASTER

PAGE_TITLE

Reference

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

120 OF 120

SHEET

73 OF 73