

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J11 MLB PIB SCHEMATIC
2.6.0
02/23/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-23

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	System Block Diagram	213_MLB	11/18/2011
3	Revision History	213_MLB	11/18/2011
4	K78 BOM Variants	K21_MLB	11/16/2010
5	BOM Configuration	211_MLB_NOR_POR	11/09/2011
6	Functional Test / No Test	(K99_MLB)	(02/18/2010)
7	Power Aliases	K92_MLB	05/15/2010
8	Signal Aliases	K91_MLB	05/15/2010
9	CPU DMI/PEG/FDI/RSVD	213_MLB	10/13/2011
10	CPU CLOCK/MISC/JTAG	213_MLB	09/22/2011
11	CPU DDR3 INTERFACES	K21_MLB	12/13/2010
12	CPU POWER	211_MLB	10/18/2011
13	CPU GROUNDS	K21_MLB	12/13/2010
14	CPU DECOUPLING-I	213_MLB	08/16/2011
15	CPU DECOUPLING- II	K21_MLB	12/13/2010
16	PCH SATA/PCIe/CLK/LPC/SPI	213_MLB	02/20/2012
17	PCH DMI/FDI/PM/Graphics	213_MLB	10/06/2011
18	PCH PCI/USB/TP/RSVD	213_MLB	09/22/2011
19	PCH GPIO/MISC/NCTF	213_MLB	02/23/2012
20	PCH POWER	213_MLB	09/22/2011
21	PCH GROUNDS	213_MLB	08/12/2011
22	PCH DECOUPLING	213_MLB	11/18/2011
23	CPU & PCH XDP	213_MLB	08/04/2011
24	USB HUB & MUX	213_MLB	08/12/2011
25	Clock (CK505) and Chipset Support	213_MLB	08/12/2011
26	CPU Memory S3 Support	213_MLB	11/18/2011
27	DDR3 DRAM CHANNEL A (0-31)	213_MLB	08/29/2011
28	DDR3 DRAM CHANNEL A (32-63)	213_MLB	08/29/2011
29	DDR3 DRAM CHANNEL B (0-31)	213_MLB	08/29/2011
30	DDR3 DRAM CHANNEL B (32-63)	213_MLB	08/29/2011
31	FSB/DDR3/FRAMBUF Vref Margining	213_MLB	11/18/2011
32	DDR3 DRAM Channel B (32-63)	K21_MLB	12/13/2010
33	Thunderbolt Host (1 of 2)	213_MLB	02/22/2012
34	Thunderbolt Host (2 of 2)	213_MLB	09/01/2011
35	TBT Power Support	213_MLB	11/18/2011
36	X21 WIRELESS CONNECTOR	213_MLB	10/06/2011
37	SSD CONNECTOR	213_MLB	11/18/2011
38	External A USB3 Connector	213_MLB	10/06/2011
39	LTO CONNECTORS	N/A	N/A
40	SMC	230_MLB	07/26/2011
41	SMC Support	213_MLB	10/06/2011
42	LPC+SPI Debug Connector	K21_MLB	12/13/2010
43	SMBus Connections	213_MLB	10/05/2011
44	Voltage & Load Side Current Sensing	213_MLB	09/15/2011
45	High Side Current Sensing	213_MLB	09/15/2011

Page		Contents	Sync	Date
View Page	55	Thermal Sensors	213_MLB	08/30/2011
View Page	56	Fan	K21_MLB	12/13/2010
View Page	57	IPD / KBD Backlight	K21_MLB	12/13/2010
View Page	61	SPI ROM	213_MLB	10/13/2011
View Page	62	AUDIO: SPEAKER AMP	K21_MLB	12/13/2010
View Page	69	DC-In & Battery Connectors	K21_MLB	11/11/2012
View Page	70	PBus Supply & Battery Charger	213_MLB	10/10/2011
View Page	71	System Agent Supply	213_MLB	09/01/2011
View Page	72	5V / 3.3V Power Supply	213_MLB	11/18/2011
View Page	73	1.5V DDR3 Supply	213_MLB	10/07/2011
View Page	74	CPU IMPV7 & AXG VCore Regulator	113_MLB	09/22/2011
View Page	75	CPU IMPV7 & AXG VCore Output	K21_MLB	12/13/2010
View Page	76	CPU VCCIO (1.05V) Power Supply	213_MLB	09/01/2011
View Page	77	Misc Power Supplies	K21_MLB	12/13/2010
View Page	78	Power FETs	K21_MLB	12/13/2010
View Page	79	Power Control 1/ENABLE	213_MLB	11/18/2011
View Page	90	Internal DisplayPort Connector	K21_MLB	12/13/2010
View Page	94	Thunderbolt Connector A	213_MLB	11/18/2011
View Page	97	LCD Backlight Driver	213_MLB	10/13/2011
View Page	100	CPU Constraints	CONSTRAINTS	01/11/2012
View Page	101	Memory Constraints	CONSTRAINTS	01/11/2012
View Page	102	PCH Constraints 1	CONSTRAINTS	01/11/2012
View Page	103	PCH Constraints 2	CONSTRAINTS	01/11/2012
View Page	105	Thunderbolt Constraints	CONSTRAINTS	01/11/2012
View Page	106	SMC Constraints	CONSTRAINTS	01/11/2012
View Page	108	Project Specific Constraints	CONSTRAINTS	01/11/2012
View Page	109	PCB Rule Definitions	CONSTRAINTS	01/11/2012


Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
951-9276	1	SCHEM, ML8, J11	SCH	CRITICAL	
820-3208	1	PCBF, ML8, J11	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Thu Feb 23 12:05:40 2012

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		SCHEM, MLB, J11	
	Apple Inc.		DRAWING NUMBER 051-9276
			SIZE D
			REVISION 2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE 1 OF 109 SHEET 1 OF 72	



Functional Test Points

J4001: AirPort / BT Connector

FUNC_TEST		
TRUE	PP3V3 WLAN_F (Need 6 TPs)	36 41
TRUE	WIFI_EVENT_L	36 40 41
TRUE	PCIE_AP_R2D_N	36 68
TRUE	PCIE_AP_R2D_P	36 68
TRUE	PCIE_CLK100M_AP_N	16 36 68
TRUE	PCIE_CLK100M_AP_P	16 36 68
TRUE	USB_BT_CONN_P	36 67
TRUE	USB_BT_CONN_N	36 67
TRUE	PCIE_AP_D2R_P	16 36 68
TRUE	PCIE_AP_D2R_N	16 36 68
TRUE	PCIE_WAKE_L	17 36
TRUE	AP_RESET_CONN_L	36
TRUE	AP_CLKREQ_O_L	36
TRUE	PP3V3_S3RS4_BT_F	36
(Need to add 8 GND TPs)		

J4501: SATA SSD Connector

FUNC_TEST		
TRUE	PP3V3_S0_SSD_FLT (Need 5 TPs)	37
TRUE	SATA_SSD_D2R_P	37 67
TRUE	SATA_SSD_D2R_N	37 67
TRUE	SATA_SSD_R2D_N	37 67
TRUE	SATA_SSD_R2D_P	37 67
TRUE	SMC_00B1_RX_L	37 48
TRUE	SMC_00B1_TX_L	37 48 41
TRUE	PCIE_SSD_D2R_N<1>	8 37 65
TRUE	PCIE_SSD_D2R_P<1>	8 37 65
TRUE	PCIE_SSD_R2D_N<1>	37 65
TRUE	PCIE_SSD_R2D_P<1>	37 65
TRUE	PCIE_CLK100M_SSD_N	16 37 65
TRUE	PCIE_CLK100M_SSD_P	16 37 65
TRUE	SSD_CLKREQ_L	16 37
TRUE	SSD_RESET_L	25 37
TRUE	SATA_PCIE_SEL	37
TRUE	SSD_P3V3S0_EN	37
(Need to add 6 GND TPs)		

J4700: LIO Connector

FUNC_TEST		
TRUE	=PP3V42_G3H_ONEWIRE	7 39
TRUE	=PP3V3_S0_AUDIO	7 39
TRUE	=PP3V3R1V5_S0_AUDIO	7 39
TRUE	SYS_ONEWIRE	39 48
TRUE	SMC_BC_ACOK	39 48 41
TRUE	=USB_PWR_EN	38 39 61
TRUE	=I2C_LIO_SDA	39 43
TRUE	=I2C_LIO_SCL	39 43
TRUE	=I2C_MIKEY_SCL	39 43
TRUE	=I2C_MIKEY_SDA	39 43
TRUE	AUD_IPHS_SWITCH_EN	25 39
TRUE	AUD_IP_PERIPHERAL_DET	18 39
TRUE	AUD_I2C_INT_L	18 39
TRUE	AUD_GPIO_3	39 68
TRUE	SPKRAMP_INR_N	39 68 71
TRUE	SPKRAMP_INR_P	39 68 71
TRUE	USB_EXTB_N	24 39 67
TRUE	USB_EXTB_P	24 39 67
TRUE	USB_CAMERA_N	18 39 67
TRUE	USB_CAMERA_P	18 39 67
TRUE	HDA_SDOUT	16 39 68
TRUE	HDA_BIT_CLK	16 39 68
TRUE	HDA_SDI0	16 39 68
TRUE	USB_EXTB_OC_L	23 39
TRUE	HDA_RST_L	16 39 68
TRUE	HDA_SYNC	16 39 68
TRUE	USB3_EXTB_RX_RC_N	39 67
TRUE	USB3_EXTB_RX_RC_P	39 67
TRUE	USB3_EXTB_TX_C_P	39 67
TRUE	USB3_EXTB_TX_C_N	39 67
(Need to add 5 GND TPs)		

J5100: LPC+SPI Connector

FUNC_TEST		
TRUE	=PP3V3_S5_LPCPLUS	7 42
TRUE	=PP5V_S0_LPCPLUS	7 42
TRUE	LPC_AD<3..0>	16 48 42 68
TRUE	SPI_ALT_MOSI	42
TRUE	SPI_ALT_MISO	42
TRUE	LPC_FRAME_L	16 48 42 68
TRUE	PM_CLKRUN_L	17 48 42
TRUE	SMC_TMS	48 41 42
TRUE	LPCPLUS_RESET_L	25 42 68
TRUE	SMC_TDO	48 41 42
TRUE	TP_SMC_TRST_L	42
TRUE	TP_SMC_MD1	42
TRUE	SMC_TX_L	48 41 42
TRUE	LPC_CLK33M_LPCPLUS	25 42 68
TRUE	SPIROM_USE_MLB	19 42 49
TRUE	SPI_ALT_CLK	42
TRUE	SPI_ALT_CS_L	42
TRUE	LPC_SERIRQ	16 48 42
TRUE	LPC_PWDOWN_L	17 25 48 42
TRUE	SMC_TDI	48 41 42
TRUE	SMC_TCK	48 41 42
TRUE	SMC_RESET_L	48 41 42 52
TRUE	SMC_ROMBOOT	41 42
TRUE	SMC_RX_L	48 41 42
TRUE	LPCPLUS_GPIO	19 42
(Need to add 6 GND TPs)		

J5600: Fan Connector

FUNC_TEST		
TRUE	=PP5V_S0_FAN	7 47
TRUE	FAN_RT_TACH	47
TRUE	FAN_RT_PWM	47
(Need to add 1 GND TP)		

J5700: IPD Flex Connector

FUNC_TEST		
TRUE	SMC_PME_S4_WAKE_L	48 41 48
TRUE	PP5V_TPAD_FILT	48
TRUE	=PP3V42_G3H_TPAD	7 48
TRUE	PP3V3_TPAD_CONN	48
TRUE	USB_TPAD_P	48 67
TRUE	USB_TPAD_N	48 67
TRUE	=I2C_TPAD_SDA	43 48
TRUE	=I2C_TPAD_SCL	43 48
TRUE	SMC_ONOFF_L	48 41 48
TRUE	SMC_LID	48 41 48 51
TRUE	SMC_TPAD_RST_L	41 48
(Need to add 5 GND TPs)		

J6900: DC-In Connector

FUNC_TEST		
TRUE	=PP18V5_DCIN_CONN	7 51
TRUE	=PP5V_S3_LIO_CONN	7 51
(Need to add 5 GND TPs)		

J6903: Speaker Connector

FUNC_TEST		
TRUE	SPKRAMP_ROUT_P	58 51 71
TRUE	SPKRAMP_ROUT_N	58 51 71
(Need to add 3 GND TPs)		

J6950: Battery Connector

FUNC_TEST		
TRUE	PPVBAT_G3H_CONN	51 52
TRUE	=SMBUS_BATT_SCL	43 51
TRUE	=SMBUS_BATT_SDA	43 51
TRUE	SYS_DETECT_L	51
(Need to add 4 GND TPs near J6950 and 1 for shield)		

J9000: Internal DP Connector

FUNC_TEST		
TRUE	PPVOUT_SW_LCDBKLT	62 64
TRUE	PP3V3_SW_LCD	62
TRUE	I2C_TCON_SDA_R	62
TRUE	LED_RETURN_6	62
TRUE	LED_RETURN_5	62 64
TRUE	LED_RETURN_4	62 64
TRUE	LED_RETURN_3	62 64
TRUE	LED_RETURN_2	62 64
TRUE	LED_RETURN_1	62 64
TRUE	DP_INT_HPD_CONN	62
TRUE	DP_INT_AUX_CH_C_N	62 65
TRUE	DP_INT_AUX_CH_C_P	62 65
TRUE	DP_INT_ML_F_P<0>	62 65
TRUE	DP_INT_ML_F_N<0>	62 65
TRUE	I2C_TCON_SCL_R	62
(Need to add 5 GND TPs)		

J5715: KB BKLT Connector

FUNC_TEST		
TRUE	KBDLED_FB	48
TRUE	KBDLED_ANODE	48
(Need to add 2 GND TPs)		

J6955: HALL EFFECT Connector

FUNC_TEST		
TRUE	SMC_LID_R	51
TRUE	=PP3V42_G3H_HALL	7 51

Misc Voltages & Control Signals

FUNC_TEST		
TRUE	PPBUS_G3H	7 51
TRUE	PPVIN_SW_TB1BST	7 35
TRUE	PPBUS_S5_HS_COMPUTING_ISNS	7
TRUE	PPDCIN_G3H	7
TRUE	PP3V42_G3H	7
TRUE	PPVRTC_G3H	7
TRUE	PP5V_S5	7
TRUE	PP5V_SUS	7
TRUE	PP3V3_S5	7 71
TRUE	PP3V3_SUS	7
TRUE	PP3V3_S3	7
TRUE	PP1V8_S0	7
TRUE	PP3V3_S0	7 71
TRUE	PP1V5_S3	7 66
TRUE	PP1V5_S3RS0	7 66
TRUE	PP1V5_S0	7
TRUE	PP1V05_S0	7
TRUE	PPVTTDDR_S3	7
TRUE	PP0V75_S0_DDRVTT	7
TRUE	PPVCCSA_S0_CPU	7
TRUE	PP1V05_SUS	7
TRUE	PP15V_TBT	7
TRUE	PP3V3_TB1LC	7
TRUE	PP1V05_TB1LC	7 35
TRUE	PP1V05_S0_PCH_VCCADPLL	7
TRUE	PPVCORE_S0_CPU	7
TRUE	PPVCORE_S0_AXG	7
TRUE	PP1V5_S3_CPU_VCCDQ	7
TRUE	PP1V05_S0_CPU_VCCPQE	7
TRUE	PP1V8_S0_CPU_VCCPLL_R	7
TRUE	PP1V05_TB1CIO	7
TRUE	PPBUS_S5_HS_OTHER_ISNS	7
TRUE	PPDCIN_G3H_ISOL	7
TRUE	PP5V_S3	7
TRUE	PP5V_S0	7
TRUE	PP3V3_S4	7

(Need to add 27 GND TPs)

NO_TEST Nets

POWER SIGNALS		
TRUE	VCCSA0_SREF	53
TRUE	VCCSA0_SET1_R	53
TRUE	VCCSA0_SET0	53
TRUE	VCCSA0_SET1	53

NO_TEST		
TRUE	TP_CRT_IG_BLUE	NC_CRT_IG_BLUE
TRUE	TP_CRT_IG_GREEN	NC_CRT_IG_GREEN
TRUE	TP_CRT_IG_RED	NC_CRT_IG_RED
TRUE	TP_CRT_IG_DDC_CLK	NC_CRT_IG_DDC_CLK
TRUE	TP_CRT_IG_DDC_DATA	NC_CRT_IG_DDC_DATA
TRUE	TP_CRT_IG_HSYNC	NC_CRT_IG_HSYNC
TRUE	TP_CRT_IG_VSYNC	NC_CRT_IG_VSYNC
TRUE	TP_LVDS_IG_CTRL_CLK	NC_LVDS_IG_CTRL_CLK
TRUE	TP_LVDS_IG_CTRL_DATA	NC_LVDS_IG_CTRL_DATA
TRUE	TP_PCH_LVDS_VBG	NC_PCH_LVDS_VBG

TRUE	TP_HDA_SDI01	NC_HDA_SDI01
TRUE	TP_HDA_SDI02	NC_HDA_SDI02
TRUE	TP_HDA_SDI03	NC_HDA_SDI03

TRUE	TP_PCI_PME_L	NC_PCI_PME_L
TRUE	TP_PCI_CLK33M_OUT3	NC_PCI_CLK33M_OUT3

TRUE	TP_CLINK_CLK	NC_CLINK_CLK
TRUE	TP_CLINK_DATA	NC_CLINK_DATA
TRUE	TP_CLINK_RESET_L	NC_CLINK_RESET_L
TRUE	TP_PCIE_CLK100M_PEBN	NC_PCIE_CLK100M_PEBN
TRUE	TP_PCIE_CLK100M_PEBP	NC_PCIE_CLK100M_PEBP

TRUE	TP_SDVO_TVCLKINN	NC_SDVO_TVCLKINN
TRUE	TP_SDVO_TVCLKINP	NC_SDVO_TVCLKINP
TRUE	TP_SDVO_STALLN	NC_SDVO_STALLN
TRUE	TP_SDVO_STALLP	NC_SDVO_STALLP
TRUE	TP_SDVO_INTN	NC_SDVO_INTN
TRUE	TP_SDVO_INTP	NC_SDVO_INTP

TRUE	TP_XDP_PCH_OBSFN_A<0..1>	NC_TP_XDP_PCH_OBSFN_A<0..1>
TRUE	TP_XDP_PCH_OBSFN_B<0..1>	NC_TP_XDP_PCH_OBSFN_B<0..1>
TRUE	TP_XDP_PCH_HOOK2	NC_TP_XDP_PCH_HOOK2
TRUE	TP_XDP_PCH_HOOK3	NC_TP_XDP_PCH_HOOK3
TRUE	TP_XDP_PCH_OBSFN_D<0..1>	NC_TP_XDP_PCH_OBSFN_D<0..1>
TRUE	TP_XDP_PCH_HOOK4	NC_TP_XDP_PCH_HOOK4
TRUE	TP_XDP_PCH_HOOK5	NC_TP_XDP_PCH_HOOK5

TRUE	TP_PCH_GPI064_CLKOUTFLEX0	NC_PCH_GPI064_CLKOUTFLEX0
TRUE	TP_PCH_GPI065_CLKOUTFLEX1	NC_PCH_GPI065_CLKOUTFLEX1
TRUE	TP_PCH_GPI066_CLKOUTFLEX2	NC_PCH_GPI066_CLKOUTFLEX2
TRUE	TP_PCH_GPI067_CLKOUTFLEX3	NC_PCH_GPI067_CLKOUTFLEX3

TRUE	NC_EDP_TXP<0..3>	TP_EDP_TX_P<0..3>
TRUE	NC_EDP_TXN<0..3>	TP_EDP_TX_N<0..3>
TRUE	NC_EDP_AUXP	TP_EDP_AUX_P
TRUE	NC_EDP_AUXN	TP_EDP_AUX_N
TRUE	NC_CPU_THERMDA	TP_CPU_THERMDA
TRUE	NC_CPU_THERMDC	TP_CPU_THERMDC
TRUE	NC_CPU_RSVD<30..45>	TP_CPU_RSVD<30..45>
TRUE	NC_CPU_RSVD<8..27>	TP_CPU_RSVD<8..27>

TRUE	NC_PEG_R2D_CP<15..2>	=PEG_R2D_C_P<15..2>
TRUE	NC_PEG_R2D_CN<15..2>	=PEG_R2D_C_N<15..2>
TRUE	NC_PEG_D2RP<15..2>	=PEG_D2R_P<15..2>
TRUE	NC_PEG_D2RN<15..2>	=PEG_D2R_N<15..2>


TRUE	TP_PCIE_CLK100M_PE4N	NC_PCIE_CLK100M_PE4N
TRUE	TP_PCIE_CLK100M_PE4P	NC_PCIE_CLK100M_PE4P
TRUE	TP_PCIE_CLK100M_PESN	NC_PCIE_CLK100M_PESN
TRUE	TP_PCIE_CLK100M_PESP	NC_PCIE_CLK100M_PESP
TRUE	TP_PCIE_CLK100M_PEGN	NC_PCIE_CLK100M_PEGN
TRUE	TP_PCIE_CLK100M_PEPG	NC_PCIE_CLK100M_PEPG
TRUE	TP_PCIE_CLK100M_PETN	NC_PCIE_CLK100M_PETN
TRUE	TP_PCIE_CLK100M_PETP	NC_PCIE_CLK100M_PETP
TRUE	TP_PSOC_P1_3	NC_PSOC_P1_3
TRUE	TP_SATA_B_D2RN	NC_SATA_B_D2RN
TRUE	TP_SATA_B_D2RP	NC_SATA_B_D2RP
TRUE	TP_SATA_B_R2D_CN	NC_SATA_B_R2D_CN
TRUE	TP_SATA_B_R2D_CP	NC_SATA_B_R2D_CP
TRUE	TP_SATA_D_D2RN	NC_SATA_D_D2RN
TRUE	TP_SATA_D_D2RP	NC_SATA_D_D2RP
TRUE	TP_SATA_D_R2D_CN	NC_SATA_D_R2D_CN
TRUE	TP_SATA_D_R2D_CP	NC_SATA_D_R2D_CP
TRUE	TP_SATA_E_D2RN	NC_SATA_E_D2RN
TRUE	TP_SATA_E_D2RP	NC_SATA_E_D2RP
TRUE	TP_SATA_E_R2D_CN	NC_SATA_E_R2D_CN
TRUE	TP_SATA_E_R2D_CP	NC_SATA_E_R2D_CP
TRUE	TP_SATA_F_D2RN	NC_SATA_F_D2RN
TRUE	TP_SATA_F_D2RP	NC_SATA_F_D2RP
TRUE	TP_SATA_F_R2D_CN	NC_SATA_F_R2D_CN
TRUE	TP_SATA_F_R2D_CP	NC_SATA_F_R2D_CP


TRUE	TP_PCH_TP18	NC_PCH_TP18
TRUE	TP_PCH_TP17	NC_PCH_TP17
TRUE	TP_PCH_TP16	NC_PCH_TP16
TRUE	TP_PCH_TP15	NC_PCH_TP15
TRUE	TP_PCH_TP14	NC_PCH_TP14
TRUE	TP_PCH_TP13	NC_PCH_TP13
TRUE	TP_PCH_TP12	NC_PCH_TP12
TRUE	TP_PCH_TP10	NC_PCH_TP10
TRUE	TP_PCH_TP9	NC_PCH_TP9
TRUE	TP_PCH_TP8	NC_PCH_TP8
TRUE	TP_PCH_TP7	NC_PCH_TP7
TRUE	TP_PCH_TP6	NC_PCH_TP6
TRUE	TP_PCH_TP5	NC_PCH_TP5
TRUE	TP_PCH_TP4	NC_PCH_TP4
TRUE	TP_PCH_TP3	NC_PCH_TP3
TRUE	TP_PCH_TP2	NC_PCH_TP2
TRUE	TP_PCH_TP1	NC_PCH_TP1


TRUE	TP_LVDS_IG_B_CLKN	NC_LVDS_IG_B_CLKN
TRUE	TP_LVDS_IG_B_CLKP	NC_LVDS_IG_B_CLKP
TRUE	TP_LVDS_IG_BKL_PWM	NC_LVDS_IG_BKL_PWM

TRUE	SMC_BS_ALRT_L	NC_SMC_BS_ALRT_L
------	---------------	------------------

SYNC MASTER=(K99 MLB)		SYNC DATE=(02/16/2010)			
PAGE TITLE					
Functional Test / No Test					
Apple Inc.		DRAWING NUMBER	051-9276		
		REVISION	2.7.0		
		BRANCH			
NOTICE OF PROPRIETARY PROPERTY:		PAGE	7 OF 109		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	6 OF 72		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					








Intel Doc 467283 ChiefRiver Platform design guild rev0.71 section 2.2.12 recommendation.

NOTE: eDP COMPIO and eDP ICOMPO can not be left floating even if Internal Graphics is disabled since they are shared with other interfaces.

NOTE: The EDP HPDI processor input is a low voltage active low signal. Therefore an inverting level shifter is required on the motherboard to convert the active high signal from Embedded DisplayPort sink device to low voltage signals for processor (refer to latest Processor EDS for specifications).


If HPDI is disabled while eDP interface is still enabled, connect it to CPU VCCIO via a 10-kohm pull-up resistor on the motherboard. This signal can be left as no-connect if entire eDP interface is disabled.





FOR IVYBRIDGE PROCESSOR


CFG [7] :PEG DEFER TRAINING	1 = (DEFAULT) IMMEDIATELY AFTER xRESETB 0 = WAIT FOR BIOS
CFG [6:5] :PCIe BIFURCATION	11 = 1 X16 (DEFAULT) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4
CFG [4] :eDP ENABLE/DISABLE	1 = DISABLED 0 = ENABLED
CFG [3] :PCIe x4 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED
CFG [2] :PCIe x16 LANE REVERSAL	1 = NORMAL OPERATION 0 = LANES REVERSED


SYNC MASTER=J13 MLB		SYNC DATE=10/13/2011	
PAGE TITLE		CPU DMI/PEG/FDI/RSVD	
Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	10 OF 109
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	9 OF 72
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			











SYNC MASTER=J13 MLB

SYNC DATE=10/06/2011

PCH DMI/FDI/PM/Graphics

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
051-9276


REVISION
2.7.0


PAGE
19 OF 109

SHEET
17 OF 72

SIZE
D







SYNC MASTER=J13 MLB

SYNC DATE=08/12/2011

PAGE TITLE

PCH GROUNDS


 Apple Inc.


DRAWING NUMBER
051-9276

REVISION
2.7.0


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH
PAGE
23 OF 109
SHEET
21 OF 72





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




Unbuffered





UF L



B2720




02720



clock (CK505) and Chinese Support

```
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L
```



NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

28 7 =PPVTT S0 MEMRESET

26 7 =PP5V S3 MEMRESET

55 8 =DDRVT EN

7 =PPVTT S0 VTTCLAMP

75mA max load @ 0.75V
60mW max power

VTTCLAMP_L

VTTCLAMP_EN

R2850¹
10k
1/100W
MF-EP
6632

R2851¹
100k
1/2W
MF-EP
2012

R2852¹
10k
1/100W
MF-EP
6632

Q2850
SSM6N37FEAPE
SOT563

Q2851
SSM6N37FEAPE
SOT563


C2850
1000pF
10V
X7R
201


C2851
1000pF
10V
X7R
201


NO STUFF


Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P15VCPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
	1	0	1	1	1	1	1	1
to	2	0	0	1	1	1	0	1
	3	0	0	0	1	X	1	0
S3	4	0	0	1	1	X	1	0
	5	0	1	1	1	0 (*)	1	1
to	6	0	1	1	1	1	1	1
	7	1	1	1	1	CPU_MEM_RESET_L	1	1


NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.




















SYNC MASTER=J13 MLB		SYNC DATE=89/01/2811			
PAGE TITLE					
Thunderbolt Host (2 of 2)					
 Apple Inc.	DRAWING NUMBER		SIZE		
	051-9276		D		
REVISION		2.7.0			
NOTICE OF PROPRIETARY PROPERTY:					
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.					
THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					
PAGE		37 OF 109			
SHEET		34 OF 72			

Page Notes

Power aliases required by this page:

- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP18V_TBT_REG (18V Boost Output)
- =PP3V3_TBT_P3V3TBTFTET (3.3V FET Input)
- =PP3V3_TBT_FET (3.3V FET Output)
- =PP3V3_S0_TBT_PWRCTL
- =PP1V05_TBT_P1V05TBTFTET (1.05V FET Input)
- =PP1V05_TBT_FET (1.05V FET Output)

Signal aliases required by this page:

- =TBT_CLKREQ_L
- =TBT_RESET_L



BOM options provided by this page:

TBTBST:Y - Stuffs 18V boost circuitry.


TBT 15V Boost Regulator

SI8499DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46mOhm @ 4.5V Vgs
Id(max): 3.7A @ 70C


=PPVIN_SW_TBTBST
8-13V Input
Changes required
for 2S.




Supervisor & CLKREQ# Isolation



3.3V TBT "LC" Switch




1.05V TBT "LC" Switch




TBT "POC" Power-up Reset


Intel investigating whether RC is sufficient.



1.05V TBT "CIO" Switch



PAGE TITLE		SYNC DATE=11/18/2011	
TBT Power Support		DRAWING NUMBER	
Apple Inc.		051-9276	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.7.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		35 OF 72	



PCIE/SATA GUMSTICK2 CONNECTOR

SYNC MASTER=J13 MLB		SYNC DATE=11/18/2011	
PAGE TITLE		SSD CONNECTOR	
 Apple Inc.		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	45 OF 109
		SHEET	37 OF 72

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0819

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0819

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0819

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0819

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0819

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0

87654321

Right USB Port A

DCBA

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max


Mojo SMC Debug Mux

External A USB3 Connector

APN: 514-0819

87654321

SYNC MASTER=J13 MLB		SYNC DATE=10/06/2011	
PAGE TITLE			
External A USB3 Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-9276	D
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	38 OF 72



Right USB Port A

USB Port Power Switch

Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

APN: 514-0819

SYNC MASTER=J13 MLB		SYNC DATE=10/06/2011	
PAGE TITLE			
External A USB3 Connector		DRAWING NUMBER	SIZE
Apple Inc.		051-9276	D
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 109
		SHEET	38 OF 72

Right USB Port A

USB Port Power Switch



Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux

USB3-0-J11-J13 F-RT-TH

APN: 514-0819

SYNC MASTER=J13 MLB		SYNC DATE=10/06/2011	
PAGE TITLE			
External A USB3 Connector		DRAWING NUMBER	
Apple Inc.		051-9276	
		SIZE D	
		REVISION 2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		46 OF 109	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 72	
IV ALL RIGHTS RESERVED			



Right USB Port A

USB Port Power Switch


Current limit per port (R4600): 2.18A min / 2.63A max

Mojo SMC Debug Mux


USB3-0-J11-J13 F-RT-TH

APN: 514-0819

SYNC MASTER=J13 MLB		SYNC DATE=10/06/2011	
PAGE TITLE			
External A USB3 Connector		DRAWING NUMBER	
Apple Inc.		051-9276	
		SIZE D	
		REVISION 2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		46 OF 109	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		38 OF 72	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=N/A		SYNC DATE=N/A	
PAGE TITLE			
LIO CONNECTORS			
 Apple Inc.		DRAWING NUMBER	051-9276
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	2.7.0
		BRANCH	
		PAGE	47 OF 109
		SHEET	39 OF 72



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=138 MLB		SYNC DATE=07/26/2011	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		051-9276	
REVISION		SIZE	
2.7.0		D	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		PAGE	
49 OF 109		SHEET	
40 OF 72			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---







C




A


Note:
ADC10 and ADC11 are shared
with comparators on Stack Board.







SPI Bus Series Termination







SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PAGE TITLE		DRAWING NUMBER	
Voltage & Load Side Current Sensing		051-9276	
Apple Inc.		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	
PROPRIETARY PROPERTY OF APPLE INC.		53 OF 109	
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		44 OF 72	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PAGE TITLE		PAGE TITLE	
High Side Current Sensing		High Side Current Sensing	
Apple Inc.		DRAWING NUMBER	051-9276
NOTICE OF PROPRIETARY PROPERTY:		REVISION	2.7.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 109
II NOT TO REPRODUCE OR COPY IT		SHEET	45 OF 72
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

U5510 EMC1413 DFN

Q5510 BC846BLP DFN1006H4-3

R5510 1/20W MF 201

C5511 2200PF 10% 18V X7R-CERM 0201

C5512 2200PF 10% 18V X7R-CERM 0201

R5511 10K 1/20W MF 201

R5512 10K 1/20W MF 201

C5510 0.1UF 6.3V X5R 201

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550, R5551

Q5530 BC846BLP DFN1006H4-3

Q5520 BC846BLP DFN1006H4-3

Q5540 BC846BLP DFN1006H4-3

R5540 1/20W MF 201

R5541 1/20W MF 201

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

INLET THMSNS D1 P

INLET THMSNS D1 N

TBTHMSNS D2 R P

TBTHMSNS D2 R N

MLBBOT THMSNS D3 N

MLBBOT THMSNS D3 P

Part Number

Qty

Description

Reference Des

Critical

BOM Option

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5361

VCCIOISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5475

AIRPORTIISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5485

HDDISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5495

LCDBKLTIISNS_PROD

Replacing caps with 100K PD on ISENSE SMC inputs

TBT, MLB Bottom & Inlet Proximity Sensors

SYNC MASTER=J13 MLB SYNC DATE=08/30/2011

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9276

REVISION

2.7.0

PAGE

55 OF 109

SHEET

46 OF 72

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Part Number

Qty

Description

Reference Des

Critical

BOM Option

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5361

VCCIOISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5475

AIRPORTIISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5485

HDDISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5495

LCDBKLTIISNS_PROD

SYNC MASTER=J13 MLB

SYNC DATE=08/30/2011

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9276

REVISION


2.7.0

PAGE

55 OF 109

SHEET

46 OF 72



CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550, R5551

TBT, MLB Bottom & Inlet Proximity Sensors

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5475		AIRPORTIISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5485		HDDISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5495		LCDCLKTISNS_PROD

Replacing caps with 100K PD on ISENSE SMC inputs

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9276
REVISION
2.7.0
BRANCH
PAGE
55 OF 109
SHEET
46 OF 72

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Replacing caps with 100K PD on ISENSE SMC inputs

TBT,MLB Bottom & Inlet Proximity Sensors

Part Number

Qty

Description

Reference Des

Critical

BOM Option

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5361

VCCIOISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5475

AIRPORTIISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5485

HDDISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, 5, 0201, SMD

C5495

LCDBKLTIISNS_PROD

SYNC MASTER=J13 MLB

SYNC DATE=08/30/2011

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9276

REVISION

2.7.0

PAGE

55 OF 109

SHEET

46 OF 72

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

U5510 EMC1413 DFN

Q5510 BC846BLP DFN1006H4-3

R5510 1/20W MF 201

C5511 2200PF 10V X7R-CERM 0201

C5512 2200PF 10V X7R-CERM 0201

R5511 10K 1/20W MF 201

R5512 10K 1/20W MF 201

C5510 0.1UF 6.3V X5R 201

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550, R5551

TP TBT_THERM_DP

TBT_THERMD_P

TBT_THERMD_N

XW5520 SH

R5550 NO STUFF

R5551 NO STUFF

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5361		VCCIOISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5475		AIRPORTIISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5485		HDDISNS_PROD
117S0008	1	RES, MF, 1/20W, 100K OHM, S, 0201, SMD	C5495		LCDBKLTIISNS_PROD

Replacing caps with 100K PD on ISENSE SMC inputs

TBT, MLB Bottom & Inlet Proximity Sensors

Inlet THMSNS D1 P

Inlet THMSNS D1 N

TBTHMSNS D2 R P

TBTHMSNS D2 R N

MLBBOT THMSNS D3 N

MLBBOT THMSNS D3 P

Q5530 BC846BLP DFN1006H4-3

Q5520 BC846BLP DFN1006H4-3

Q5540 BC846BLP DFN1006H4-3

R5540 1/20W MF 201

R5541 1/20W MF 201

Placement note:
Place Q5530 between near rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

TBT_MLBOT_THMSNS_P

TBT_MLBOT_THMSNS_N

MLBBOT_THMSNS_D3_P

MLBBOT_THMSNS_D3_N

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9276

REVISION
2.7.0

PAGE
55 OF 109

SHEET
46 OF 72

[illegible]

CPU Proximity Sensor

Detect CPU Die Temperature

Detect DDR/5V/3.3V Proximity Temperature

U5510 EMC1413 DFN

Q5510 BC846BLP DFN1006H4-3

R5510 1/20W MF 201

C5511 2200PF 10% 18V X7R-CERM 0201

C5512 2200PF 10% 18V X7R-CERM 0201

R5511 10K 1/20W MF 201

R5512 10K 1/20W MF 201

C5510 0.1UF 6.3V X5R 201

Placement note:
Place U5510 under CPU

Write Address: 0x98
Read Address: 0x99

TBT Die

Detect TBT Die Temperature

To connect Die Sensor, Stuff R5550 & R5551, No stuff R5540 & R5541
To connect Proximity Sensor, Stuff R5540 & R5541, No Stuff R5550, R5551

Q5530 BC846BLP DFN1006H4-3

Q5520 BC846BLP DFN1006H4-3

Q5540 BC846BLP DFN1006H4-3

R5540 1/20W MF 201

R5541 1/20W MF 201

Placement note:
Place Q5530 between rear vent on bottom side

Placement note:
Place Q5520 close to TBT on TOP side

Placement note:
Place Q5540 on MLB bottom side opposite U5400

INLET THMSNS D1 P

INLET THMSNS D1 N

TBT_MLBOT THMSNS P

TBT_MLBOT THMSNS N

MLBBOT THMSNS D3 P

MLBBOT THMSNS D3 N

Part Number

Qty

Description

Reference Des

Critical

BOM Option

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5361

VCCIOISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5475

AIRPORTIISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5485

HDDISNS_PROD

117S0008

1

RES, MF, 1/20W, 100K OHM, S, 0201, SMD

C5495

LCDBKLTIISNS_PROD

Replacing caps with 100K PD on ISENSE SMC inputs

TBT, MLB Bottom & Inlet Proximity Sensors

SYNC MASTER=J13 MLB SYNC DATE=08/30/2011

Thermal Sensors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9276

REVISION

2.7.0


PAGE

55 OF 109

SHEET

46 OF 72

FAN CONNECTOR



SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE		Fan	
		DRAWING NUMBER	051-9276
		REVISION	2.7.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	56 OF 109
		SHEET	47 OF 72

D

C

B

A


D

C


B

A

IPD Flex Connector




Keyboard Backlight Driver & Detection





To detect Keyboard backlight, SMC will tristate and read SMC_SYS_KBDLED:
If LOW, keyboard backlight present
If HIGH, keyboard backlight not present
R5853 always stuffed, R5854 only grounded when KB BL flex connected.





Keyboard Backlight Connector





SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE			
IPD / KBD Backlight			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0560	1	RES, MF, 90. 9KOHM, 1, 1/20W, 0201	R6912	CRITICAL	MPM5: YES
117S0008	1	RES, MF, 100KOHM, 1, 1/20W, 0201	R6911	CRITICAL	MPM5: YES




Supply needs to guarantee 3.31V delivered to SMC VRef generator



K99-Specific Battery Connector



Right Speaker Connector



SYMC_MASTER-RK21_MLB		SYMC_DATE=11/11/2010	
PAGE TITLE			
DC-In & Battery Connectors			
	Apple Inc.	DRAWING NUMBER	051-9276
		SIZE	
	REVISION	2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REDUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED			
		PAGE	69 OF 109
		SHEET	51 OF 72

Need to stuff R7092 if either PP5V5_DCIN:YES or PP5V5_VDDP are used!

Reverse-Current Protection

Inrush Limiter

5.5v "G3Hot" Supply
For Erp Lot6 spec

PP5V5_DCIN:YES

R7090

PP5V5_VDDP

R7091

PP5V5_CHGR_VDDP

R7092

PP5V5_CHGR_VDDP

R7093

PP5V5_CHGR_VDDP

R7094

PP5V5_CHGR_VDDP

R7095

PP5V5_CHGR_VDDP

R7096

PP5V5_CHGR_VDDP

R7097

PP5V5_CHGR_VDDP

R7098

PP5V5_CHGR_VDDP

R7099

PP5V5_CHGR_VDDP

R7100

PP5V5_CHGR_VDDP

R7101

PP5V5_CHGR_VDDP

R7102

PP5V5_CHGR_VDDP

R7103

PP5V5_CHGR_VDDP

R7104

PP5V5_CHGR_VDDP

R7105

PP5V5_CHGR_VDDP

R7106

PP5V5_CHGR_VDDP

R7107

PP5V5_CHGR_VDDP

R7108

PP5V5_CHGR_VDDP

R7109

PP5V5_CHGR_VDDP

R7110

PP5V5_CHGR_VDDP

R7111

PP5V5_CHGR_VDDP

R7112

PP5V5_CHGR_VDDP

R7113

PP5V5_CHGR_VDDP

R7114

PP5V5_CHGR_VDDP

R7115

PP5V5_CHGR_VDDP

R7116

PP5V5_CHGR_VDDP

R7117

PP5V5_CHGR_VDDP

R7118

PP5V5_CHGR_VDDP

R7119

PP5V5_CHGR_VDDP

R7120

PP5V5_CHGR_VDDP

R7121

PP5V5_CHGR_VDDP

R7122

PP5V5_CHGR_VDDP

R7123

PP5V5_CHGR_VDDP

R7124

PP5V5_CHGR_VDDP

R7125

PP5V5_CHGR_VDDP

R7126

PP5V5_CHGR_VDDP

R7127

PP5V5_CHGR_VDDP

R7128

PP5V5_CHGR_VDDP

R7129

PP5V5_CHGR_VDDP

R7130

PP5V5_CHGR_VDDP

R7131

PP5V5_CHGR_VDDP

R7132

PP5V5_CHGR_VDDP

R7133

PP5V5_CHGR_VDDP

R7134

PP5V5_CHGR_VDDP

R7135

PP5V5_CHGR_VDDP

R7136

PP5V5_CHGR_VDDP

R7137

PP5V5_CHGR_VDDP

R7138

PP5V5_CHGR_VDDP

R7139

PP5V5_CHGR_VDDP

R7140

PP5V5_CHGR_VDDP

R7141

PP5V5_CHGR_VDDP

R7142

PP5V5_CHGR_VDDP

R7143

PP5V5_CHGR_VDDP

R7144

PP5V5_CHGR_VDDP

R7145

PP5V5_CHGR_VDDP

R7146

PP5V5_CHGR_VDDP

R7147

PP5V5_CHGR_VDDP

R7148

PP5V5_CHGR_VDDP

R7149

PP5V5_CHGR_VDDP

R7150

PP5V5_CHGR_VDDP

R7151

PP5V5_CHGR_VDDP

R7152

PP5V5_CHGR_VDDP

R7153

PP5V5_CHGR_VDDP

R7154

PP5V5_CHGR_VDDP

R7155

PP5V5_CHGR_VDDP

R7156

PP5V5_CHGR_VDDP

R7157

PP5V5_CHGR_VDDP

R7158

PP5V5_CHGR_VDDP

R7159

PP5V5_CHGR_VDDP

R7160

PP5V5_CHGR_VDDP

R7161

PP5V5_CHGR_VDDP

R7162

PP5V5_CHGR_VDDP

R7163

PP5V5_CHGR_VDDP

R7164

PP5V5_CHGR_VDDP

R7165

PP5V5_CHGR_VDDP

R7166

PP5V5_CHGR_VDDP

R7167

PP5V5_CHGR_VDDP

R7168

PP5V5_CHGR_VDDP

R7169

PP5V5_CHGR_VDDP

R7170

PP5V5_CHGR_VDDP

R7171

PP5V5_CHGR_VDDP

R7172

PP5V5_CHGR_VDDP

R7173

PP5V5_CHGR_VDDP

R7174

PP5V5_CHGR_VDDP

R7175

PP5V5_CHGR_VDDP

R7176

PP5V5_CHGR_VDDP

R7177

PP5V5_CHGR_VDDP

R7178

PP5V5_CHGR_VDDP

R7179

PP5V5_CHGR_VDDP

R7180

PP5V5_CHGR_VDDP

R7181

PP5V5_CHGR_VDDP

R7182

PP5V5_CHGR_VDDP

R7183

PP5V5_CHGR_VDDP

R7184

PP5V5_CHGR_VDDP

R7185

PP5V5_CHGR_VDDP

R7186

PP5V5_CHGR_VDDP

R7187

PP5V5_CHGR_VDDP

R7188

PP5V5_CHGR_VDDP

R7189

PP5V5_CHGR_VDDP

R7190

PP5V5_CHGR_VDDP

R7191

PP5V5_CHGR_VDDP

R7192

PP5V5_CHGR_VDDP

R7193

PP5V5_CHGR_VDDP

R7194

PP5V5_CHGR_VDDP

R7195

PP5V5_CHGR_VDDP

R7196

PP5V5_CHGR_VDDP

R7197

PP5V5_CHGR_VDDP

R7198

PP5V5_CHGR_VDDP

R7199

PP5V5_CHGR_VDDP

R7200

PP5V5_CHGR_VDDP

R7201

PP5V5_CHGR_VDDP

R7202

PP5V5_CHGR_VDDP

R7203

PP5V5_CHGR_VDDP

R7204

PP5V5_CHGR_VDDP

R7205

PP5V5_CHGR_VDDP

R7206

PP5V5_CHGR_VDDP

R7207

PP5V5_CHGR_VDDP

R7208

PP5V5_CHGR_VDDP

R7209

PP5V5_CHGR_VDDP

R7210

PP5V5_CHGR_VDDP

R7211

PP5V5_CHGR_VDDP

R7212

PP5V5_CHGR_VDDP

R7213

PP5V5_CHGR_VDDP

R7214

PP5V5_CHGR_VDDP

R7215

PP5V5_CHGR_VDDP

R7216

PP5V5_CHGR_VDDP

R7217

PP5V5_CHGR_VDDP

R7218

PP5V5_CHGR_VDDP

R7219

PP5V5_CHGR_VDDP

R7220

PP5V5_CHGR_VDDP

R7221

PP5V5_CHGR_VDDP

R7222

PP5V5_CHGR_VDDP

R7223

PP5V5_CHGR_VDDP

R7224

PP5V5_CHGR_VDDP

R7225

PP5V5_CHGR_VDDP

R7226

PP5V5_CHGR_VDDP

R7227

PP5V5_CHGR_VDDP

R7228

PP5V5_CHGR_VDDP

R7229

PP5V5_CHGR_VDDP

R7230

PP5V5_CHGR_VDDP

R7231

PP5V5_CHGR_VDDP

R7232

PP5V5_CHGR_VDDP

R7233

PP5V5_CHGR_VDDP

R7234

PP5V5_CHGR_VDDP

R7235

PP5V5_CHGR_VDDP

R7236

PP5V5_CHGR_VDDP

R7237


PP5V5_CHGR_VDDP

R7238

PP5V5_CHGR_VDDP

R7239

</



INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

$$OCP = R7141 \times 8.5\mu A / R7140$$
$$OCP = 8.5A$$

SYNC MASTER=J13 MLB

SYNC DATE=89/01/2011

PAGE TITLE

System Agent Supply

 Apple Inc.

DRAWING NUMBER

051-9276

SIZE

D

REVISION

2.7.0

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


PAGE

71 OF 109

SHEET

53 OF 72





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

DCBA

CPU VCCIO (1.05V S0) Regulator

OMP = $R7641 \times 8.5\mu A / R7640$
OMP = 25.6A
Vout = $0.5V \times (1 + Ra / Rb)$

COMPONENT	VALUE	TYPE	PACKAGE
R7604	3.01K	Resistor	0603
R7605	2.74K	Resistor	0603
C7604	47PF	Capacitor	NP0-C0G
C7605	47PF	Capacitor	NP0-C0G
C7602	2.2UF	Capacitor	10V X7R
C7603	0.047UF	Capacitor	16V X7R
R7601	2.2	Resistor	0603
C7601	10UF	Capacitor	20V X5R
R7630	10F	Resistor	0603
C7630	10F	Capacitor	20V X5R
R7631	10F	Resistor	0603
C7620	62UF	Capacitor	20V X5R
C7621	62UF	Capacitor	20V X5R
C7622	1000PF	Capacitor	NP0-C0G
C7619	62UF	Capacitor	20V X5R
Q7630	CSD58872Q5D	Transistor	SON5X6
L7630	0.68UH-22A-2.7MOHM	Inductor	PIMB104T-SM
R7640	0.001	Resistor	0612
C7649	270UF	Capacitor	20V TANT
C7648	270UF	Capacitor	20V TANT
R7641	3.01K	Resistor	0603
C7640	1000PF	Capacitor	NP0-C0G
R7642	3.01K	Resistor	0603

FORMULA	VALUE
OMP	25.6A
Vout	1.05V

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9276

REVISION

2.7.0

PAGE

76 OF 109

SHEET

58 OF 72

$$\begin{aligned} \text{OCP} &= \text{R7641} \times 8.5\mu\text{A} / \text{R7640} \\ \text{OCP} &= 25.6\text{A} \\ \text{Vout} &= 0.5\text{V} * (1 + \text{Ra} / \text{Rb}) \end{aligned}$$

Vout = 1.05V
21A Max Output
f = 300 kHz

SYNC_MASTER=J13_RLB		SYNC_DATE=09/01/2013	
PAGE TITLE			
CPU VCCIO (1.05V) Power Supply			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-9276	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		2.7.0	
		BRANCH	
		PAGE	76 OF 109
		SHEET	58 OF 72

D

C

B

A


D

C

B


A

1.8V S0 Regulator




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.5V S0 LDO




1.05V S0 LDO




SYNC MASTER=K21 MLB		SYNC DATE=12/13/2010	
PAGE TITLE		PAGE	
Misc Power Supplies		DRAWING NUMBER	
Apple Inc.		051-9276	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		2.7.0	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		77 OF 109	
IV ALL RIGHTS RESERVED		SHEET	
		59 OF 72	





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

CD



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FLIM, 1/10W, 10.2 OHM, 0.1, 0402, SM	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FLIM, 1/10W, 10.2 OHM, 0.1, 0402, SM	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J13 MLB		SYNC DATE=10/13/2011	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-9276
		SIZE	D
		REVISION	2.7.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	97 OF 109
		SHEET	64 OF 72

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_QDS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=PWR_P2MM	?
MEM_2GND	*	=GND_P2MM	?
MEM_2OTHER	*	=6x_DIELECTRIC	?

PalPilot Spacing

```
=2x_DIELECTRIC
=5.7x_DIELECTRIC
=4x_DIELECTRIC
=4x_DIELECTRIC
=8.6x_DIELECTRIC
=5.7x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=8.6x_DIELECTRIC
```

"Real" Spacing

```

=2x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=3x_DIELECTRIC
=6x_DIELECTRIC
=4x_DIELECTRIC
=PWR_P2MM
=GND_P2MM
=6x_DIELECTRIC

```

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM *	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_DQS20WINDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_DQS20WINDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_DQS20WINDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_DQS20WINDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_DQS20WINDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_DQS20WINDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_DQS20WINDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_DQS20WINDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_DQS20WINDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_DQS20WINDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_DQS20WINDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_DQS20WINDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_DQS20WINDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_DQS20WINDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_DQS20WINDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_DQS20WINDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_20THER
MEM_A_DQS_1	*	*	MEM_20THER
MEM_A_DQS_2	*	*	MEM_20THER
MEM_A_DQS_3	*	*	MEM_20THER
MEM_A_DQS_4	*	*	MEM_20THER
MEM_A_DQS_5	*	*	MEM_20THER
MEM_A_DQS_6	*	*	MEM_20THER
MEM_A_DQS_7	*	*	MEM_20THER
MEM_B_DQS_0	*	*	MEM_20THER
MEM_B_DQS_1	*	*	MEM_20THER
MEM_B_DQS_2	*	*	MEM_20THER
MEM_B_DQS_3	*	*	MEM_20THER
MEM_B_DQS_4	*	*	MEM_20THER
MEM_B_DQS_5	*	*	MEM_20THER
MEM_B_DQS_6	*	*	MEM_20THER
MEM_B_DQS_7	*	*	MEM_20THER
MEM_A_DATA_0	*	*	MEM_20THER
MEM_A_DATA_1	*	*	MEM_20THER
MEM_A_DATA_2	*	*	MEM_20THER
MEM_A_DATA_3	*	*	MEM_20THER
MEM_A_DATA_4	*	*	MEM_20THER
MEM_A_DATA_5	*	*	MEM_20THER
MEM_A_DATA_6	*	*	MEM_20THER
MEM_A_DATA_7	*	*	MEM_20THER
MEM_B_DATA_0	*	*	MEM_20THER
MEM_B_DATA_1	*	*	MEM_20THER
MEM_B_DATA_2	*	*	MEM_20THER
MEM_B_DATA_3	*	*	MEM_20THER
MEM_B_DATA_4	*	*	MEM_20THER
MEM_B_DATA_5	*	*	MEM_20THER
MEM_B_DATA_6	*	*	MEM_20THER
MEM_B_DATA_7	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTRL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	6	11 27 28 32
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	6	11 27 28 32
MEM_A_CTR1	MEM_45S	MEM_CTR1	MEM A CKE<3..0>	11	27 28 32
MEM_A_CTR1	MEM_45S	MEM_CTR1	MEM A CS L<3..0>	11	27 28 32
MEM_A_CTR1	MEM_45S	MEM_CTR1	MEM A ODT<3..0>	11	27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A A<15..0>	11	27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A BA<2..0>	11	27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A RAS L	11	27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A CAS L	11	27 28 32
MEM_A_CMD	MEM_45S	MEM_CMD	MEM A WE L	11	27 28 32
MEM_A_DQ_BYTE0	MEM_45S	MEM_A_DATA_0	MEM A DQ<7..0>	11	27
MEM_A_DQ_BYTE1	MEM_45S	MEM_A_DATA_1	MEM A DQ<15..8>	11	27
MEM_A_DQ_BYTE2	MEM_45S	MEM_A_DATA_2	MEM A DQ<23..16>	11	27
MEM_A_DQ_BYTE3	MEM_45S	MEM_A_DATA_3	MEM A DQ<31..24>	11	27
MEM_A_DQ_BYTE4	MEM_45S	MEM_A_DATA_4	MEM A DQ<39..32>	11	28
MEM_A_DQ_BYTE5	MEM_45S	MEM_A_DATA_5	MEM A DQ<47..40>	11	28
MEM_A_DQ_BYTE6	MEM_45S	MEM_A_DATA_6	MEM A DQ<55..48>	11	28
MEM_A_DQ_BYTE7	MEM_45S	MEM_A_DATA_7	MEM A DQ<63..56>	11	28
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS P<0>	11	27
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS N<0>	11	27
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS P<1>	11	27
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS N<1>	11	27
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS P<2>	11	27
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS N<2>	11	27
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS P<3>	11	27
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS N<3>	11	27
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS P<4>	11	28
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS N<4>	11	28
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS P<5>	11	28
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS N<5>	11	28
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS P<6>	11	28
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS N<6>	11	28
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS P<7>	11	28
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS N<7>	11	28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	6	11 29 30 32
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	6	11 29 30 32
MEM_B_CTR1	MEM_45S	MEM_CTR1	MEM B CKE<3..0>	11	29 30 32
MEM_B_CTR1	MEM_45S	MEM_CTR1	MEM B CS L<3..0>	11	29 30 32
MEM_B_CTR1	MEM_45S	MEM_CTR1	MEM B ODT<3..0>	11	29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B A<15..0>	11	29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B BA<2..0>	11	29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B RAS L	11	29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B CAS L	11	29 30 32
MEM_B_CMD	MEM_45S	MEM_CMD	MEM B WE L	11	29 30 32
MEM_B_DQ_BYTE0	MEM_45S	MEM_B_DATA_0	MEM B DQ<7..0>	11	29
MEM_B_DQ_BYTE1	MEM_45S	MEM_B_DATA_1	MEM B DQ<15..8>	11	29
MEM_B_DQ_BYTE2	MEM_45S	MEM_B_DATA_2	MEM B DQ<23..16>	11	29
MEM_B_DQ_BYTE3	MEM_45S	MEM_B_DATA_3	MEM B DQ<31..24>	11	29
MEM_B_DQ_BYTE4	MEM_45S	MEM_B_DATA_4	MEM B DQ<39..32>	11	30
MEM_B_DQ_BYTE5	MEM_45S	MEM_B_DATA_5	MEM B DQ<47..40>	11	30
MEM_B_DQ_BYTE6	MEM_45S	MEM_B_DATA_6	MEM B DQ<55..48>	11	30
MEM_B_DQ_BYTE7	MEM_45S	MEM_B_DATA_7	MEM B DQ<63..56>	11	30
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS P<0>	11	29
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS N<0>	11	29
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS P<1>	11	29
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS N<1>	11	29
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS P<2>	11	29
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS N<2>	11	29
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS P<3>	11	29
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS N<3>	11	29
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS P<4>	11	30
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS N<4>	11	30
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS P<5>	11	30
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS N<5>	11	30
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS P<6>	11	30
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS N<6>	11	30
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS P<7>	11	30
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS N<7>	11	30
		MEM_PWR	PP1V5_S3RS0	6	7
		MEM_PWR	PP1V5_S3	6	7
		MEM_PWR	PP0V75_S3 MEM_VREFCA_A	27	28 31
		MEM_PWR	PP0V75_S3 MEM_VREFDQ_A	27	28 31

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Memory Constraints			
		DRAWING NUMBER	SIZE
Apple Inc.		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA3_PCH_TX	SATA3_PCH_TX	*	SATA3_TX2TX
SATA3_PCH_RX	SATA3_PCH_RX	*	SATA3_RX2RX
SATA3_PCH_TX	*_PCH_TX	*	SATA3_TX20THERT
SATA3_PCH_RX	*_PCH_RX	*	SATA3_RX20THERR
SATA3_PCH_TX	*_PCH_RX	*	SATA3_TX2RX
SATA3_PCH_RX	*_PCH_TX	*	SATA3_RX2TX
SATA3_PCH_TX	*_TX	*	SATA3_20THERHS
SATA3_PCH_RX	*_TX	*	SATA3_20THERHS
SATA3_PCH_TX	*_RX	*	SATA3_20THERHS
SATA3_PCH_RX	*_RX	*	SATA3_20THERHS
SATA3_PCH_TX	*	*	SATA3_20THER
SATA3_PCH_RX	*	*	SATA3_20THER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	TOP, BOTTOM	=5x_DIELECTRIC	?
SATA3_RX2RX	TOP, BOTTOM	=5x_DIELECTRIC	?
SATA3_TX20THERTX	TOP, BOTTOM	=5x_DIELECTRIC	?
SATA3_RX20THERRX	TOP, BOTTOM	=5x_DIELECTRIC	?
SATA3_TX2RX	TOP, BOTTOM	=7x_DIELECTRIC	?
SATA3_RX2TX	TOP, BOTTOM	=7x_DIELECTRIC	?
SATA3_20THERHS	TOP, BOTTOM	=6x_DIELECTRIC	?
SATA3_20THER	TOP, BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA3_TX2TX	*	=2.5x_DIELECTRIC	?
SATA3_RX2RX	*	=2.5x_DIELECTRIC	?
SATA3_TX20THERTX	*	=4x_DIELECTRIC	?
SATA3_RX20THERRX	*	=4x_DIELECTRIC	?
SATA3_TX2RX	*	=6x_DIELECTRIC	?
SATA3_RX2TX	*	=6x_DIELECTRIC	?
SATA3_20THERHS	*	=4x_DIELECTRIC	?
SATA3_20THER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP, BOTTOM	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX
USB3_PCH_TX	*_PCH_TX	*	USB3_TX20THERTX
USB3_PCH_RX	*_PCH_RX	*	USB3_RX20THERRX
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX
USB3_PCH_TX	*_TX	*	USB3_20THERHS
USB3_PCH_RX	*_TX	*	USB3_20THERHS
USB3_PCH_TX	*_RX	*	USB3_20THERHS
USB3_PCH_RX	*_RX	*	USB3_20THERHS
USB3_PCH_TX		*	USB3_20THER
USB3_PCH_RX	*	*	USB3_20THER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_RX2RX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_TX20THERTX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_RX20THERRX	TOP, BOTTOM	=5x_DIELECTRIC	?
USB3_TX2RX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_RX2TX	TOP, BOTTOM	=7x_DIELECTRIC	?
USB3_20THERHS	TOP, BOTTOM	=6x_DIELECTRIC	?
USB3_20THER	TOP, BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_TX2TX	*	=2.5x_DIELECTRIC	?
USB3_RX2RX	*	=2.5x_DIELECTRIC	?
USB3_TX20THERTX	*	=4x_DIELECTRIC	?
USB3_RX20THERRX	*	=4x_DIELECTRIC	?
USB3_TX2RX	*	=6x_DIELECTRIC	?
USB3_RX2TX	*	=6x_DIELECTRIC	?
USB3_20THERHS	*	=4x_DIELECTRIC	?
USB3_20THER	*	=3x_DIELECTRIC	?

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_P	16 37
	SATA_PCH_MUX_R2D	SATA_80D	SATA3_PCH_TX	SATA_HDD_R2D_C_N	16 37
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_P	37
		SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_MUX_IN_N	37
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_P	6 37
	SATA_MUX_SSD_R2D	SATA_80D	SATA3_PCH_TX	SATA_SSD_R2D_N	6 37
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_P	16 37
	SATA_PCH_MUX_D2R	SATA_80D	SATA3_PCH_RX	SATA_HDD_D2R_N	16 37
		SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_P	37
		SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_MUX_OUT_N	37
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_P	6 37
	SATA_MUX_SSD_D2R	SATA_80D	SATA3_PCH_RX	SATA_SSD_D2R_N	6 37
	PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP	16
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P	18 24
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N	18 24
	USB_BT	USB_80D	USB	USB_BT_P	24 36
	USB_BT	USB_80D	USB	USB_BT_N	24 36
		USB_80D	USB	USB_BT_CONN_P	6 36
		USB_80D	USB	USB_BT_CONN_N	6 36
		USB_80D	USB	USB_BT_WAKE_P	36
		USB_80D	USB	USB_BT_WAKE_N	36
	USB_TPAD	USB_80D	USB	USB_TPAD_P	6 48
	USB_TPAD	USB_80D	USB	USB_TPAD_N	6 48
		USB_80D	USB	USB_TPAD_CONN_P	
		USB_80D	USB	USB_TPAD_CONN_N	
	USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_P	24
	USB_TPAD_HUB	USB_80D	USB	USB_TPAD_HUB_N	24
		USB_80D	USB	USB_TPAD_R_P	24 48
		USB_80D	USB	USB_TPAD_R_N	24 48
	USB_TPAD_M	USB_80D	USB	USB_TPAD_M_P	48
	USB_TPAD_M	USB_80D	USB	USB_TPAD_M_N	48
	USB_SD CARD	USB_80D	USB	USB_SD CARD_P	8 24
	USB_SD CARD	USB_80D	USB	USB_SD CARD_N	8 24
	USB_SMC	USB_80D	USB	USB_SMC_P	24 48
	USB_SMC	USB_80D	USB	USB_SMC_N	24 48
	USB_CAMERA	USB_80D	USB	USB_CAMERA_P	6 18 39
	USB_CAMERA	USB_80D	USB	USB_CAMERA_N	6 18 39
	USB_EXT A	USB_80D	USB	USB_EXT A_P	18 38
	USB_EXT A	USB_80D	USB	USB_EXT A_N	18 38
	UART_45S	UART_45S	UART	SMC_DEBUGPRT_TX_L	38 40 41
	UART_45S	UART_45S	UART	SMC_DEBUGPRT_RX_L	38 40 41
		USB_80D	USB	USB2_EXT A_MUXED_P	38
		USB_80D	USB	USB2_EXT A_MUXED_N	38
		USB_80D	USB	USB2_EXT A_MUXED_F_P	38
		USB_80D	USB	USB2_EXT A_MUXED_F_N	38
	USB3_EXT A_RX	USB_80D	USB3_PCH_RX	USB3_EXT A_RX_P	18 38
	USB3_EXT A_RX	USB_80D	USB3_PCH_RX	USB3_EXT A_RX_N	18 38
	USB3_EXT A_TX	USB_80D	USB3_PCH_TX	USB3_EXT A_TX_P	18 38
	USB3_EXT A_TX	USB_80D	USB3_PCH_TX	USB3_EXT A_TX_N	18 38
		USB_80D	USB3_PCH_RX	USB3_EXT A_RX_F_P	38
		USB_80D	USB3_PCH_RX	USB3_EXT A_RX_F_N	38
		USB_80D	USB3_PCH_TX	USB3_EXT A_TX_F_P	38
		USB_80D	USB3_PCH_TX	USB3_EXT A_TX_F_N	38
		USB_80D	USB3_PCH_TX	USB3_EXT A_TX_C_P	38
		USB_80D	USB3_PCH_TX	USB3_EXT A_TX_C_N	38
	USB_EXT B	USB_80D	USB	USB_EXT B_P	6 24 39
	USB_EXT B	USB_80D	USB	USB_EXT B_N	6 24 39
		USB_80D	USB	USB_EXT B_EHCI_P	18 24
		USB_80D	USB	USB_EXT B_EHCI_N	18 24
		USB_80D	USB	USB_EXT B_XHCI_P	18 24
		USB_80D	USB	USB_EXT B_XHCI_N	18 24
	USB3_EXT B_RX	USB_80D	USB3_PCH_RX	USB3_EXT B_RX_P	18 39
	USB3_EXT B_RX	USB_80D	USB3_PCH_RX	USB3_EXT B_RX_N	18 39
		USB_80D	USB3_PCH_RX	USB3_EXT B_RX_RC_P	6 39
		USB_80D	USB3_PCH_RX	USB3_EXT B_RX_RC_N	6 39
	USB3_EXT B_TX	USB_80D	USB3_PCH_RX	USB3_EXT B_RX_CONN_P	
	USB3_EXT B_TX	USB_80D	USB3_PCH_RX	USB3_EXT B_RX_CONN_N	
	USB3_EXT B_TX	USB_80D	USB3_PCH_TX	USB3_EXT B_TX_P	18 39
	USB3_EXT B_TX	USB_80D	USB3_PCH_TX	USB3_EXT B_TX_N	18 39
		USB_80D	USB3_PCH_TX	USB3_EXT B_TX_C_P	6 39
		USB_80D	USB3_PCH_TX	USB3_EXT B_TX_C_N	6 39
	(USB_TPAD_HUB)	USB_80D	USB	USB_EXTD_XHCI_P	18 24
	(USB_TPAD_HUB)	USB_80D	USB	USB_EXTD_XHCI_N	18 24
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS	18
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCTE_CLK100M_PCH_P	16
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCTE_CLK100M_PCH_N	16
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_P	16
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_N	16
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_P	16
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_N	16
	PCH_DIFECLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK14P3M_REFCLK	16
		CPU_45S	CLK_PCTE		

SATA SSD

USB Hub nets

USB Camera nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

Unused USB nets

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
PCH Constraints 1			
	Apple Inc.	DRAWING NUMBER	SIZE
		051-9276	D
		REVISION	
		2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		102 OF 109	
		SHEET	
		67 OF 72	

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTDP_TX	TBTDP_TX	*	TBTDP_TX2TX
TBTDP_RX	TBTDP_RX	*	TBTDP_RX2RX
TBTDP_TX	TBTDP_RX	*	TBTDP_TX2RX
TBTDP_RX	TBTDP_TX	*	TBTDP_TX2RX
TBTDP_TX	*_TX	*	TBTDP_20THERHS
TBTDP_RX	*_TX	*	TBTDP_20THERHS
TBTDP_TX	*_RX	*	TBTDP_20THERHS
TBTDP_RX	*_RX	*	TBTDP_20THERHS
TBTDP_TX	*	*	TBTDP_20THER
TBTDP_RX	*	*	TBTDP_20THER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD _P _TX2TX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _RX2RX	TOP, BOTTOM	=6x_DIELECTRIC	?
TBTD _P _TX2RX	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTD _P _20THERHS	TOP, BOTTOM	=10x_DIELECTRIC	?
TBTD _P _20THER	TOP, BOTTOM	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_TX2TX	*	=4x_DIELECTRIC	?
TBTD_P_RX2RX	*	=4x_DIELECTRIC	?
TBTD_P_TX2RX	*	=6x_DIELECTRIC	?
TBTD_P_20THERHS	*	=6x_DIELECTRIC	?
TBTD_P_20THER	*	=4x_DIELECTRIC	?

Thunderbolt/DP Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	TBT A R2D	TRTDP 80D	TBTDP TX	TBT A R2D C P<1..0>
	TBT A R2D	TRTDP 80D	TBTDP TX	TBT A R2D C N<1..0>
		TRTDP 80D	TBTDP TX	TBT A R2D P<1..0>
		TRTDP 80D	TBTDP TX	TBT A R2D N<1..0>
	DP TBTPA ML1	DP 80D	DP TX	DP TBTPA ML C P<1>
	DP TBTPA ML1	DP 80D	DP TX	DP TBTPA ML C N<1>
	DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML C P<3>
	DP TBTPA ML3	DP 80D	DP TX	DP TBTPA ML C N<3>
		DP 80D	DP TX	DP TBTPA ML P<3..1:2>
		DP 80D	DP TX	DP TBTPA ML N<3..1:2>
		DP 80D	DP TX	DP A LSX ML P<1>
		DP 80D	DP TX	DP A LSX ML N<1>
		TRTDP 80D	TRTDP RX	TBT A D2R C P<1..0>
		TRTDP 80D	TRTDP RX	TBT A D2R C N<1..0>
	TBT A D2R1	TRTDP 80D	TRTDP RX	TBT A D2R P<1>
	TBT A D2R1	TRTDP 80D	TRTDP RX	TBT A D2R N<1>
	TBT A D2R0	TRTDP 80D	TRTDP RX	TBT A D2R P<0>
	TBT A D2R0	TRTDP 80D	TRTDP RX	TBT A D2R N<0>
	TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH C P
	TBT A AUXCH	DP 80D	DP AUX	DP TBTPA AUXCH C N
		DP 80D	DP AUX	DP TBTPA AUXCH P
		DP 80D	DP AUX	DP TBTPA AUXCH N
		DP 80D	DP AUX	DP A AUXCH DDC P
		DP 80D	DP AUX	DP A AUXCH DDC N
		TRTDP 80D	TRTDP RX	TBT A D2R1 AUXDDC P
		TRTDP 80D	TRTDP RX	TBT A D2R1 AUXDDC N
	TBT B R2D	TRTDP 80D	TRTDP TX	TBT B R2D C P<1..0>
	TBT B R2D	TRTDP 80D	TRTDP TX	TBT B R2D C N<1..0>
		TRTDP 80D	TRTDP TX	TBT B R2D P<1..0>
		TRTDP 80D	TRTDP TX	TBT B R2D N<1..0>
	DP TBTPB ML	DP 80D	DP TX	DP TBTPB ML C P<3..1:2>
	DP TBTPB ML	DP 80D	DP TX	DP TBTPB ML C N<3..1:2>
		DP 80D	DP TX	DP TBTPB ML P<3..1:2>
		DP 80D	DP TX	DP TBTPB ML N<3..1:2>
		DP 80D	DP TX	DP B LSX ML P<1>
		DP 80D	DP TX	DP B LSX ML N<1>
		TRTDP 80D	TRTDP RX	TBT B D2R C P<1..0>
		TRTDP 80D	TRTDP RX	TBT B D2R C N<1..0>
	TBT B D2R	TRTDP 80D	TRTDP RX	TBT B D2R P<1..0>
	TBT B D2R	TRTDP 80D	TRTDP RX	TBT B D2R N<1..0>
	TBT B AUXCH	DP 80D	DP AUX	DP TBTPB AUXCH C P
	TBT B AUXCH	DP 80D	DP AUX	DP TBTPB AUXCH C N
		DP 80D	DP AUX	DP TBTPB AUXCH P
		DP 80D	DP AUX	DP TBTPB AUXCH N
		DP 80D	DP AUX	DP B AUXCH DDC P
		DP 80D	DP AUX	DP B AUXCH DDC N
		TRTDP 80D	TRTDP RX	TBT B D2R1 AUXDDC P
		TRTDP 80D	TRTDP RX	TBT B D2R1 AUXDDC N

Only used on dual-port hosts.

Thunderbolt IC Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
		DP 80D	DP TX	DP TBT SRC ML C P<3..0>
		DP 80D	DP TX	DP TBT SRC ML C N<3..0>
		DP 80D	DP AUX	DP TBT SRC AUX CH C P
		DP 80D	DP AUX	DP TBT SRC AUX CH C N
	TBT SPI CLK	TBT SPI 45S	TBT SPI	TBT SPI CLK 33
	TBT SPI MOSI	TBT SPI 45S	TBT SPI	TBT SPI MOSI 33
	TBT SPI MISO	TBT SPI 45S	TBT SPI	TBT SPI MISO 33
	TBT SPI CS L	TBT SPI 45S	TBT SPI	TBT SPI CS L 33

Only used on hosts supporting Thunderbolt video-in



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SENSE_1T01_P2MM	*	=1:1_DIFFPAIR	0.200 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_45S	*	=1:1_DIFFPAIR	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
SPKR_DIFFPAIR	*	=1:1_DIFFPAIR	0.300 MM	0.100 MM	=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	CLK_PCIE	*	GND_P2MM
GND	PCIE*	*	GND_P2MM
GND	SATA*	*	GND_P2MM
GND	USB*	*	GND_P2MM
GND	LVDS*	*	GND_P2MM
SB_POWER	CLK_PCIE	*	PwR_P2MM
SB_POWER	SATA*	*	PwR_P2MM
SB_POWER	SATA*	*	PwR_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

J11/J13 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_P	45 46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	INLET_THMSNS_D1_N	45 46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT_THERMD_P	46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT_THERMD_N	46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT_MLBBOT_THMSNS_P	46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBT_MLBBOT_THMSNS_N	46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_P	46
	SENSE_DIEFFPAIR	THERM_1T01_45S	THERM	TBTTHMSNS_D2_R_N	46
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPU_THERMD_P	9 46
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPU_THERMD_N	9 46
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_P	46
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUTHMSNS_D2_N	46
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_N	44 58
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUVCCIOS0_CS_P	44 58
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1_P	44 56 57
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1_N	44 57
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUM_R_P	44
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUM_R_N	44
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1G_P	44 57
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISNS1G_N	44 57
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUMG_R_P	44
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	CPUIMVP_ISUMG_R_N	44
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0_CS_P	44 53
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	VCCSAS0_CS_N	44 53
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS_R_P	44
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	VCCSAISNS_R_N	44
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_P	44 60
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_N	44 60
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_R_P	44
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_3V3S0_R_N	44
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUMG_P	56 57
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUMG_N	56 57
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUM_P	56 57
	SENSE_DIEFFPAIR	SENSE_1T01_P2MM	SENSE	CPUIMVP_ISUM_N	56 57
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_N	8 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_COMPUTING_P	8 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_N	45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_HS_OTHER_P	45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V5_S3_N	45 55
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_1V5_S3_P	45 55
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_N	36 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_AIRPORT_P	36 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_N	37 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_SSD_P	37 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_N	8 45
	SENSE_DIEFFPAIR	SENSE_1T01_45S	SENSE	ISNS_LCDBKLT_P	8 45
	AUD_DIFF	1:1_DIEFFPAIR	AUDIO	SPKRAMP_INR_P	6 39 54
	AUD_DIFF	1:1_DIEFFPAIR	AUDIO	SPKRAMP_INR_N	6 39 54
	SENSE_DIEFFPAIR	1:1_DIEFFPAIR	AUDIO	MAX98300_R_P	50
	SENSE_DIEFFPAIR	1:1_DIEFFPAIR	AUDIO	MAX98300_R_N	50
	SPKR_OUT	SPKR_DIEFFPAIR	AUDIO	SPKRAMP_ROUT_P	6 50 53
	SPKR_OUT	SPKR_DIEFFPAIR	AUDIO	SPKRAMP_ROUT_N	6 50 53
			SB_POWER	PP3V3_S5	6 7
			SB_POWER	PP3V3_S0	6 7
			GND	GND	

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER 051-9276	SIZE D
		REVISION 2.7.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 108 OF 109	
		SHEET 71 OF 72	

J11/J13 Board-Specific Spacing & Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	TOP,BOTTOM	Y	=50_OHM_SE	=50_OHM_SE			
DEFAULT	ISL2, ISL11	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL3, ISL10	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	ISL4, ISL9	Y	=45_OHM_SE	=45_OHM_SE			
DEFAULT	*	N	100 MM	100 MM	10 MM	0 MM	0 MM
STANDARD	*	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT	=DEFAULT

Single-ended Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.310 MM			
27P4_OHM_SE	ISL2,ISL11	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL3,ISL10	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	ISL4,ISL9	Y	0.182 MM	0.182 MM			
27P4_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
35_OHM_SE	TOP,BOTTOM	Y	0.195 MM	0.195 MM			
35_OHM_SE	ISL2,ISL11	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL3,ISL10	Y	0.125 MM	0.125 MM			
35_OHM_SE	ISL4,ISL9	Y	0.125 MM	0.125 MM			
35_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP,BOTTOM	Y	0.170 MM	0.170 MM			
40_OHM_SE	ISL2, ISL11	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL3, ISL10	Y	0.096 MM	0.096 MM			
40_OHM_SE	ISL4, ISL9	Y	0.099 MM	0.099 MM			
40_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP,BOTTOM	Y	0.135 MM	0.135 MM			
45_OHM_SE	ISL2, ISL11	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL3, ISL10	Y	0.075 MM	0.075 MM			
45_OHM_SE	ISL4, ISL9	Y	0.080 MM	0.080 MM			
45_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP,BOTTOM	Y	0.110 MM	0.110 MM			
50_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Differential Pair Physical Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	TOP,BOTTOM	Y	0.165 MM	0.165 MM		0.130 MM	0.130 MM
72_OHM_DIFF	ISL2,ISL11	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL3,ISL10	Y	0.109 MM	0.109 MM		0.150 MM	0.150 MM
72_OHM_DIFF	ISL4,ISL9	Y	0.114 MM	0.114 MM		0.150 MM	0.150 MM
72_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
80_OHM_DIFF	TOP,BOTTOM	Y	0.132 MM	0.132 MM		0.130 MM	0.130 MM
80_OHM_DIFF	ISL2,ISL11	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL3,ISL10	Y	0.081 MM	0.081 MM		0.115 MM	0.115 MM
80_OHM_DIFF	ISL4,ISL9	Y	0.088 MM	0.088 MM		0.110 MM	0.110 MM
80_OHM_DIFF	*	N	100 MM	100 MM	=STANDARD	=STANDARD	=STANDARD

Spacing Constraints

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	*	0.100 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.071 MM	?
1X_DIELECTRIC	ISL3, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL4, ISL9	0.050 MM	?
1X_DIELECTRIC	*	0.090 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SYNC MASTER=CONSTRAINTS		SYNC DATE=01/11/2012	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9276	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		2.7.0	
		BRANCH	
		PAGE	109 OF 109
		SHEET	
		72 OF 72	