

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD
DATE

<REV>

<ECN>

<ECO_DESCRIPTION>

<ECODATE>

MLB, D1, SCH (Preliminary_Test)

7/7/12

Page

(csa)

Contents

Sync

Date

1

1

Table of Contents

MASTER

MASTER

2

2

System Block Diagram

MASTER

02/15/2011

3

3

Power Block Diagram

K17 REF

06/30/2009

4

4

Revision History

MASTER

MASTER

5

5

BOM Configuration

MASTER

MASTER

6

6

BOM Configuration

MASTER

MASTER

7

7

Functional / ICT Test

MASTER

MASTER

8

8

Power Aliases

MASTER

MASTER

9

9

Signal Aliases

D1 MLB TEST

01/27/2012

10

10

CPU DMI/PEG/FDI/RSVD

J30 MLB

07/14/2011

11

11

CPU CLOCK/MISC/JTAG

J30 MLB

07/14/2011

12

12

CPU DDR3 INTERFACES

J30 MLB

07/14/2011

13

13

CPU POWER

J30 MLB

07/14/2011

14

14

CPU GROUNDS

J30 MLB

07/14/2011

15

15

CPU DECOUPLING-I

MASTER

MASTER

16

16

CPU DECOUPLING-II

MASTER

MASTER

17

17

PCH SATA/PCIe/CLK/LPC/SPI

J13 MLB

09/15/2011

18

18

PCH DMI/FDI/PM/Graphics

J13 MLB

09/15/2011

19

19

PCH PCI/USB/TP/RSVD

J13 MLB

09/15/2011

20

20

PCH GPIO/MISC/NCTF

J13 MLB

09/15/2011

21

21

PCH POWER

J13 MLB

09/15/2011

22

22

PCH GROUNDS

J13 MLB

09/15/2011

23

23

PCH DECOUPLING

J13 MLB

09/15/2011

24

24

CPU & PCH XDP

J30 MLB

07/14/2011

25

25

Chipset Support

MASTER

MASTER

26

26

USB HUB & MUX

J5 AMD

08/17/2011

27

27

CPU Memory S3 Support

J5 MLB

07/29/2011

28

28

DDR3 SDRAM Bank A (Rank 0)

J5 MLB

07/14/2011

29

29

DDR3 SDRAM Bank B (Rank 0)

J5 MLB

07/14/2011

30

30

DDR3 Termination

MASTER

MASTER

31

31

DDR3/FRAMEBUF VREF MARGINING

J5 MLB

07/29/2011

32

32

ALS/CAMERA CONNECTOR

MASTER

MASTER

33

33

Thunderbolt Host (1 of 2)

J5 MLB KEPLER

11/14/2011

34

34

Thunderbolt Host (2 of 2)

J5 MLB KEPLER

11/14/2011

35

35

Thunderbolt Power Support

J5 MLB KEPLER

11/14/2011

36

36

RIO CONNECTORS

MASTER

MASTER

37

37

SSD/HDD Connectors

MASTER

MASTER

38

38

USB 3.0 CONNECTORS

J5 AMD

08/24/2011

39

39

SMC

D1 SENSORS

02/20/2012

40

40

SMC Support

D1 SENSORS

02/20/2012

41

41

LPC+SPI Debug Connector

D1 SENSORS

02/20/2012

42

42

SMBus Connections

MASTER

MASTER

43

43

Power Sensor: Load Side

D1 SENSORS

02/20/2012

44

44

Power Sensor: High Side

D1 SENSORS

02/20/2012

45

45

Thermal Sensors

D1 SENSORS

02/20/2012

Page

(csa)

Contents

Sync

Date

46

46

Fan Connectors

J5 MLB

07/29/2011

47

47

KEYBOARD/TRACKPAD (1 OF 2)

D2 MLB KEPLER

12/08/2011

48

48

KEYBOARD/TRACKPAD (2 OF 2)

D2 MLB KEPLER

12/08/2011

49

49

DIGITAL ACCELEROMETER & GYRO

J5 MLB

07/29/2011

50

50

SPI ROM

J13 MLB

01/20/2012

51

51

AUDIO: CODEC/REGULATOR

D1 AUDIO

06/06/2012

52

52

AUDIO: HEADPHONE FILTER

D1 AUDIO

06/06/2012

53

53

AUDIO: SPEAKER AMP

D1 AUDIO

06/06/2012

54

54

AUDIO: JACK

D1 AUDIO

06/06/2012

55

55

AUDIO: JACK TRANSLATORS

D1 AUDIO

06/06/2012

56

56

DC-In & Battery Connectors

MASTER

MASTER

57

57

PBus Supply & Battery Charger

MASTER

MASTER

58

58

System Agent Supply

MASTER

MASTER

59

59

5V / 3.3V Power Supply

MASTER

MASTER

60

60

1.5V DDR3 Supply

MASTER

MASTER

61

61

CPU IMVP7 & AXG VCore Regulator

MASTER

MASTER

62

62

CPU IMVP7 & AXG VCore Output

MASTER

MASTER

63

63

CPUVCCIO (1.05V) Power Supply

MASTER

MASTER

64

64

Misc Power Supplies

MASTER

MASTER

65

65

Power FETs

MASTER

MASTER

66

66

Power Control 1/ENABLE

MASTER

MASTER

67

67

eDP Display Connector

D1 SENSORS

07/11/2012

68

68

DDC Crossbar

MASTER

MASTER

69

69

Thunderbolt Connector A

J5 MLB KEPLER

11/14/2011

70

70

Thunderbolt Connector B

J5 MLB KEPLER

11/14/2011

71

71

LCD Backlight Driver (LP8545)

J5 MLB KEPLER

09/21/2011

72

72

CPU Constraints

J5 MLB

09/13/2011

73

73

Memory Constraints

J5 MLB

09/13/2011

74

74

PCH Constraints 1

J5 MLB KEPLER

09/21/2011

75

75

PCH Constraints 2

J5 MLB

07/29/2011

76

76

Thunderbolt Constraints

T29 CR

08/31/2011

77

77

SMC Constraints

J5 MLB

07/29/2011

78

78

Project Specific Constraints

J5 MLB

07/29/2011

79

79

PCB Rule Definitions

J5 MLB

07/29/2011

80

80

Power Sensors: Extended

D1 SENSORS

07/11/2012

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
Preliminary_Test	1	SCHM MLB D1	SCH	CRITICAL	
820-3190	1	PCBF MLB(NEW 2) D1	PCB	CRITICAL	

DRAWING

TITLE=MLB (NEW_2)

ABBREV=ABBREV

LAST MODIFIED=Thu May 10 09 19 18 2012

DRAWING TITLE

SCHEM, MLB, D1

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH


PAGE


SHEET

<Preliminary Test>

<no_LABEL>

1 OF 80





SYNC MASTER=K17 REF		SYNC DATE=06/30/2009	
PAGE TITLE			
Power Block Diagram			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		3 OF 80	

	8	7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
	8	7	6	5	4	3	2	1	

www.laptop-schematics.com

www.laptop-schematics.com

EMPTY

www.laptop-schematics.com

SYNC MASTER=MASTER

SYNC DATE=MASTER

PAGE TITLE		Revision History		DRAWING NUMBER		SIZE
				<Preliminary Test>		C
		Apple Inc.		REVISION		<no_LABEL>
		NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH		PAGE
				SHEET		4 OF 80

BOM Variants

[illegible]

Bar Code Labels / EEE #'s

[illegible]

Module Parts

[illegible]

D1 BOM GROUPS

[illegible]

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION

Alternate Parts

[illegible]

Alternate Parts

[illegible]

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1


www.laptop-schematics.com


www.laptop-schematics.com

EMPTY


www.laptop-schematics.com

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
BOM Configuration		DRAWING NUMBER	
Apple Inc.		SIZE	
REVISION		C	
<no_LABEL>		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		<no_LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE		BRANCH	
PROPRIETARY PROPERTY OF APPLE INC.		PAGE	
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		6 OF 80	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Power Aliases		Drawing Number	SIZE
Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<no_LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		8 OF 80	




SYNC MASTER=D1 MLB TEST		PAGE TITLE		SYNC DATE=01/27/2012	
DRAWING NUMBER		REVISION		SIZE	
Apple Inc.		<Preliminary Test>		C	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		PAGE	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET		9 OF 80	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					




www.laptop-schematics.com




SYNC MASTER=J38 MLB		SYNC DATE=07/14/2011	
PAGE TITLE		CPU CLOCK/MISC/JTAG	
DRAWING NUMBER		SIZE	
Apple Inc.		C	
REVISION		BRANCH	
<no_LABEL>		PAGE	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		11 OF 80	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






SYNC MASTER=138 MLB		SYNC DATE=07/14/2011	
PAGE TITLE		CPU POWER	
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<no_LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		13 OF 80	



CPU VCORE DECOUPLING

Intel recommendation (Table 7-2): Option 2: 35x 2.2uF, 12x 22uF, 4x 470uF, or Option 3: 35x 2.2uF, 6x 22uF, 6x 330 uF




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation (Table 7-7): 26x 1uF, 10x 10uF, 2x 330uF

PLACEMENT_NOTE (C1684-C167F):

Place on bottom side of U1000




Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402

Note: The smallest 10m0hm available in the library are 0805s


CPU VCCPLL DECOUPLING


Intel recommendation (table 7-5): 2x 1uF, 1x 330uF


PLACEMENT_NOTE (C1646-C1671):





SYMC MASTER=MASTER		SYMC DATE=MASTER	
PAGE TITLE			
CPU DECOUPLING-I			
 Apple Inc.		DRAWING NUMBER <Preliminary Test>	
		REVISION <NO_LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH PAGE SHEET 15 OF 80	












BOM GROUP	BOM OPTIONS
RAMCFG_SL0T	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.


R2574 is 1K series resistor between U2100 output and PCH input to reduce the current between the two drivers..

OMIT_TABLE
U1800
PCH-PPT-MB-SFF-ES1
Q80-MM915462
(6 OF 10)

SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PAGE TITLE		PCH GPIO/MISC/NCTF	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	C
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		20 OF 80	



SYNC MASTER=J13 MLB		SYNC DATE=09/15/2011	
PAGE TITLE			
PCH GROUNDS		SIZE	
 Apple Inc.		DRAWING NUMBER	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <Preliminary Test> <no_LABEL> BRANCH PAGE SHEET	
		22 OF 80	



SYNC MASTER=J13 MLB

SYNC DATE=09/15/2011

PCH DECOUPLING

 Apple Inc.

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

C

<Preliminary Test>

<no_LABEL>

23 OF 80

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED




GPIO Glitch Prevention




PCH Reset Button



Platform Reset Connections



33 MHz Clock Series Termination




System RTC Power Source & 32kHz / 25MHz Clock Generator

VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: Thunderbolt power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.


GreenClk 25MHz Power = PP3V3_S0_SYSCLK

Ethernet XTAL Power (Unused on J5)
SB XTAL Power = PPVDDIO_S0_SBCLK
TBT XTAL Power = PPVDDIO_TBT_CLK




PCH ME Disable Strap

PCH uses HDA_SD0 as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		PAGE	
Chipset Support		DRAWING NUMBER	
Apple Inc.		<Preliminary Test>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<no_LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		25 OF 80	



BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
0 0
1 1
1 1

STRAP PIN CFG
ALL PORTS ARE REMOVABLE
PORT 1&2 ARE NON REMOVABLE
PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STRAPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB:2514B
338S0923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB:2513B
338S0983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB:2512B

D1,D2 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B


SYNC MASTER=J5 AMD		SYNC DATE=08/17/2011	
PAGE TITLE		USB HUB & MUX	
Apple Inc.		DRAWING NUMBER	SIZE C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<no_LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	PAGE
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	26 OF 80
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L

1V35 S0 "PGOOD" for CPU




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

PAGE TITLE		SYNC MASTER=J5 MLB		SYNC DATE=07/29/2011	
CPU Memory S3 Support		DRAWING NUMBER		SIZE	
Apple Inc.		<Preliminary Test>		C	
NOTICE OF PROPRIETARY PROPERTY:		REVISION		<no_LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE		SHEET	
II NOT TO REPRODUCE OR COPY IT		PAGE		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE		SHEET	
IV ALL RIGHTS RESERVED		PAGE		SHEET	
		27 OF 80			



SYNC MASTER=J5 MLB SYNC DATE=07/14/2011

PAGE TITLE

DDR3 SDRAM Bank A (Rank 0)

Apple Inc.

Apple logo

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED

DRAWING NUMBER
<Preliminary Test>

REVISION
<no_LABEL>


PAGE
SHEET

28 OF 80




SYNC MASTER=J5 MLB
PAGE TITLE
DDR3 SDRAM Bank B (Rank 0)
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
C
REVISION
<no_LABEL>
BRANCH
PAGE
SHEET
29 OF 80



MEM Clock Termination
Place RC end termination after last DRAM
Place Source Cterm at neckdown at first DRAM

PAGE TITLE		SYNC DATE=MASTER	
DDR3 Termination			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
30 OF 80			



Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

- DDRREF_DAC - Stuffs Apple margining circuit.
- VREFDQ:LDO - LDO outputs sent to DQ inputs.
- VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
- VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
- VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
- VREFCA:LDO - LDO outputs sent to CA inputs.
- VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: Must not enable more than two SO-DIMM margining buffers at once or VRef source may be overloaded.


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES MTL FILM 0 5% 0402 SM LF	R3403 R3405		VREFDQ:LDO
116S0004	2	RES MTL FILM 0 5% 0402 SM LF	R3409 R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES MTL FILM 1K 1% 0402 SM LF	R3421 R3422 R3441 R3442		VREFDQ:M1_DAC
114S0171	2	RES MTL FILM 332 1% 0402 SM LF	R3404 R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output


SYNC MASTER=J5 MLB		SYNC DATE=07/29/2011	
PAGE TITLE			
DDR3/FRAMEBUF VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	
		31 OF 80	

www.laptop-schematics.com



www.laptop-schematics.com


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
ALS/CAMERA CONNECTOR			
DRAWING NUMBER		SIZE	
<Preliminary Test>		C	
REVISION		BRANCH	
<no_LABEL>			
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
PAGE		SHEET	
32 OF 80			



NOTE: The following pins require testpoints:

0 - GPIO_13	8 - GPIO_15
1 - GPIO_1	9 - GPIO_11
2 - GPIO_2	10 - GPIO_14
3 - GPIO_3	11 - GPIO_0
4 - GPIO_5	12 - GPIO_12
5 - PCIE_RST_1_N	13 - GPIO_10
6 - PCIE_RST_2_N	14 - PB_LSTX
7 - PCIE_RST_3_N	15 - PB_LSRX

Thunderbolt Host (1 of 2)	
Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:	SIZE
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	<Preliminary Test>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	REVISION
II NOT TO REPRODUCE OR COPY IT	<no_LABEL>
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	BRANCH
IV ALL RIGHTS RESERVED	PAGE
	SHEET
	33 OF 80



Thunderbolt 15V Boost Regulator

Page Notes

Power aliases required by this page
=PPVIN SW TBTBST (8 13V Boost Input)
=PP15V TBT REG (15V Boost Output)
=PP3V3 TBT P3V3TBTFT (3 3V FET Input)
=PP3V3 TBTLC FET (3 3V FET Output)
=PP1V05 TBT P1V05TBTFT (1 05V FET Input)
=PP1V05 TBTLC FET (1 05V FET Output)
Signal aliases required by this page
=TBT CLKREQ L
=TBT RESET L
BOM options provided by this page
TBTBST Y Stuffs 15V boost circuitry

SI8409DB:
Vds(max): -30V
Vgs(max): +/-12V
Vgs(th): -1.4V
Rds(on): 46m0hm @ 4.5V Vgs
Id(max): 3.7A @ 70C

CRITICAL
TBTBST:Y
L3895
3.3UH-6.5A

=PP15V TBT REG.
Vout = 15.47V
Max Current = 2A?
Freq = 500KHz

$V_{out} = 1.6V * (1 + R_a / R_b)$

$UVLO(falling) = 1.22 * (R_1 + R_2) / R_2$
 $UVLO(rising) = UVLO(falling) + (2uA * R_1)$
 $UVLO = 4.55V (falling), 4.95 (rising)$

Supervisor & CLKREQ# Isolation

TBT "POC" Power-up Reset

1.05V TBT "CIO" Switch

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	4	CAP CER 4 7UF 10% 25V X6S 0603	C3895,C3897,C3898,C389A	CRITICAL	TBTBST:Y

SYNC MASTER=J5 M.B. KEPLER
PAGE TITLE
DRAWING NUMBER
Apple Inc.
NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED
REVISION
<no_LABEL>
BRANCH
PAGE
SHEET
35 OF 80



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00HM, 0201	L4470,L4471,L4473,L4474		

3V S3 WLAN FET

AIRPORT

RIO POWER CONNECTOR


RIO FLEX CONNECTOR





*NOTE: This connector is shielded 70P Hirose Receptacle.

Note: This receptacle mates with the plug with APN 998-4708.

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
RIO CONNECTORS		<Preliminary Test>	
Apple Inc.		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		36 OF 80	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.


75 41 17	BT	LPC AD<0>	B13	LPC0AD0
75 41 17	BT	LPC AD<1>	A13	LPC0AD1
75 41 17	BT	LPC AD<2>	C12	LPC0AD2
75 41 17	BT	LPC AD<3>	D11	LPC0AD3
75 41 17	BT	LPC CLK33M SMC	H12	LPC0CLK
75 41 17	BT	LPC FRAME L	D12	LPC0FRAME*
25	BT	SMC LRESET L	C13	LPC0RESET*
41 17	BT	LPC SERIRQ	H13	LPC0SERIRQ
41 18	BT	PM CLKRUN L	G13	LPC0CLKRUN*
41 25 18	BT	LPC PWRDWN L	F13	LPC0PD*
25	BT	SMC RUNTIME SCI L	F12	LPC0SCI*
25	BT	SMC WAKE SCI L	B12	PK5
77 42	BT	SMBUS SMC 0 S0 SCL	(OD)	E10
77 42	BT	SMBUS SMC 0 S0 SDA	(OD)	D13
77 42	BT	SMBUS SMC 1 S0 SCL	(OD)	M4
77 42	BT	SMBUS SMC 1 S0 SDA	(OD)	N2
77 42	BT	SMBUS SMC 2 S3 SCL	(OD)	N8
77 42	BT	SMBUS SMC 2 S3 SDA	(OD)	M8
77 42	BT	SMBUS SMC 3 SCL	(OD)	L8
77 42	BT	SMBUS SMC 3 SDA	(OD)	K8
46	BT	SMBUS SMC 4 ASF SCL	NC FOR ENG PACKAGE	N7
46	BT	SMBUS SMC 4 ASF SDA	NC FOR ENG PACKAGE	M7
42	BT	SMBUS SMC 5 G3 SCL	(OD)	N4
42	BT	SMBUS SMC 5 G3 SDA	(OD)	N3
46	BT	SMC FAN 0 CTL	H11	PM6/FAN0PWM0
46	BT	SMC FAN 0 TACH	L13	PM7/FAN0TACH0
46	BT	SMC FAN 1 CTL	C11	PM6/FAN0PWM1
46	BT	SMC FAN 1 TACH	A12	PM7/FAN0TACH1
7	BT	TP SMC MPM5 LED PWR	G3	PM2/FAN0PWM2
7	BT	TP SMC MPM5 LED CHG	D10	PM3/FAN0TACH2
46	BT	SMC SYS KBDLED	L11	PM4/FAN0PWM3
46	BT	SMC T25_EN L	N12	PM5/FAN0TACH3
46	BT	SYS_IDM_ONEWIRE	N11	PM6/FAN0PWM4
46	BT	SYS_ONEWIRE	M11	PM7/FAN0TACH4
46	BT	HISIDE_ISENSE_OC	J4	PM2/FAN0PWM5
46	BT	SMC_ODD_DETECT	J2	PM3/FAN0TACH5
46	BT	CPU_PECI_R	C4	PECI0RX
46	BT	SMC_PECI_L	C6	PECI0TX
46	BT	SMC_BIL_BUTTON_L	M13	PP0/IRQ116
46	BT	SMC_DP_HPD_L	L12	PP1/IRQ117
46	BT	SMC_PME_S4_WAKE_L	M5	PP2/IRQ118
46	BT	SMC_PME_S4_DARK_L	J12	PP3/IRQ119
66 46	BT	SMC_S4_WAKESRC_EN	J13	PP4/IRQ120
46	BT	SMC_LID	NC FOR ENG PACKAGE	PP5/IRQ121
46	BT	SMC_LID	NC FOR ENG PACKAGE	PP6/IRQ122
46	BT	SMC_LID	NC FOR ENG PACKAGE	PP7/IRQ123
46	BT	ENET_ASF_GPIO	(OD)	D4
46	BT	SMS_INT_L	E4	PQ0/IRQ124
46	BT	SMC_BC_ACOK	F5	PQ2/IRQ126
46	BT	G3_POWERON_L	N5	PQ3/IRQ127
66 36 27 18	BT	PM_SLP_S3_L	N6	PQ4/IRQ128
66 36 27 18	BT	PM_SLP_S4_L	K5	PQ5/IRQ129
66 36 27 18	BT	PM_SLP_S5_L	M6	PQ6/IRQ130
46	BT	SMC_ONOFF_L	L6	PQ7/IRQ131
41 46	BT	SMC_RX_L	L3	U0RX
41 46	BT	SMC_TX_L	M1	U0TX
74	BT	USB_SMC_N	E13	USB0DM
74	BT	USB_SMC_P	E12	USB0DP

U4900
LM4FSXAH5BB
(1 of 2)
OMIT_TABLE

AIN00	E2	SMC_ADC0	AIN40
AIN01	E1	SMC_ADC1	AIN40
AIN02	F2	SMC_ADC2	AIN40
AIN03	F1	SMC_ADC3	AIN40
AIN04	B3	SMC_ADC4	AIN40
AIN05	A3	SMC_ADC5	AIN40
AIN06	B4	SMC_ADC6	AIN40
AIN07	A4	SMC_ADC7	AIN40
AIN08	B5	SMC_ADC8	AIN40
AIN09	A5	SMC_ADC9	AIN40
AIN10	B6	SMC_ADC10	AIN40
AIN11	A6	SMC_ADC11	AIN40
AIN12	C1	SMC_ADC12	AIN40
AIN13	C2	SMC_ADC13	AIN40
AIN14	B1	SMC_ADC14	AIN40
AIN15	B2	SMC_ADC15	AIN40
AIN16	G2	SMC_ADC16	AIN40
AIN17	G1	SMC_ADC17	AIN40
AIN18	H1	SMC_ADC18	AIN40
AIN19	H2	SMC_ADC19	AIN40
AIN20	B7	SMC_ADC20	AIN40
AIN21	A7	SMC_ADC21	AIN40
AIN22	B8	SMC_ADC22	AIN40
AIN23	A8	SMC_ADC23	AIN40
C0	K2	CPU_PROCHOT_L	AIN40
C0	K1	SMC_VCCIO_CPU_DIV2	AIN40
C1	L2	SMC_S5_PWRGD_VIN	AIN40
PC5/C1+	C5	SPI_DESCRIPTOR_OVERRIDE_L	AIN40
T3CCP1/PJ5/C2-	C5	CPU_CATERR_L	AIN40
T3CCP0/PJ4/C2+	D5	CPU_THRMTRIP_3V3	AIN40
SSI0CLK/PA2	M2	SMC_PM_G2_EN	AIN40
SSI0FSS/PA3	M3	PM_DS_W_PWRGD	AIN40
SSI0RX/PA4	L4	SMC_DELAYED_PWRGD	AIN40
SSI0TX/PA5	N1	SMC_PROCHOT	AIN40
U1RX/B0	F11	SMC_DEBUGPRT_RX_L	AIN40
U1TX/PB1	E11	SMC_DEBUGPRT_TX_L	AIN40
T0CCP0/PB6	F4	SMC_SYS_LED	AIN40
T0CCP1/PB7	F3	SMC_GFX_THROTTLE_L	AIN40
SSI1RX/PF0	M9	SPI_SMC_MISO	AIN40
SSI1TX/PF1	N9	SPI_SMC_MOSI	AIN40
SSI1CLK/PF2	L10	SPI_SMC_CLK	AIN40
SSI1FSS/PF3	K10	SPI_SMC_CS_L	AIN40
PF4	L9	S5_PWRGD	AIN40
PF5	K9	PM_PCH_SYS_PWROK	AIN40
WT0CCP0/PG4	K7	SMC_DEBUGPRT_EN_L	AIN40
WT0CCP1/PG5	L7	SMC_GFX_OVERTEMP	AIN40
WT2CCP0/PH0	K3	ALL_SYS_PWRGD	AIN40
WT2CCP1/PH1	K4	SMC_THRMTRIP	AIN40
WT3CCP0/PH4	J3	PM_PWRBTN_L	AIN40
WT3CCP1/PH5	H4	PM_SYSRST_L	AIN40
WT4CCP0/PH6	H3	MEM_EVENT_L	AIN40
WT4CCP1/PH7	G4	SMC_ADAPTER_EN	AIN40
T1CCP0/PJ0	C9	SMC_OOB1_RX_L	AIN40
T1CCP1/PJ1	B9	SMC_OOB1_TX_L	AIN40
T2CCP0/PJ2	A9	IR_RX_OUT_RC	AIN40
T2CCP1/PJ3	C8	BDV_BKL_PWM	AIN40
WT5CCP1/PM3	H10	SMC_BATLOW_L	AIN40

NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

SYNC MASTER=D1 SENSORS		SYNC DATE=02/28/2012	
PAGE TITLE			
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<no_LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		39 OF 80	



SMC Reset "Button", Supervisor & AVREF Supply

SMC12 PECE SUPPORT

SMC12 SPI SUPPORT

HDMI HPD ESD PROTECTION

S4 SMC WAKE SOURCES

BATLOW# ISOLATION

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
197S0486	1	XTAL, 12MHZ, 30PPM, 10PF, 3.2X2.5X0.7MM, 99C	Y5010	CRITICAL	

Hall Effect pads

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
607-9320	1	SUBASSY,PCBA HALL EFFECT, J4	J5050	CRITICAL	

639-3261 (J4 Hall effect board) reports to 607-9320

SYNC MASTER=D1 SENSORS
PAGE TITLE
SYNC DATE=02/28/2012

SMC Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPERTY OF APPLE INC. THE
POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<Preliminary Test>


REVISION
<no_LABEL>


BRANCH


PAGE

SHEET

40 OF 80







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5349, C5359, C5369		LOADISNS:NO

SYNC MASTER=D1 SENSORS

SYNC DATE=02/28/2012

Power Sensor: Load Side

Apple Inc.

DRAWING NUMBER

SIZE

REVISION

C

BRANCH

<no_LABEL>

PAGE

SHEET


43 OF 80

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 17.4 A
Rsense: 0.003 (R5400)
V across Rsense: 52.2 mV
SMC ADC: 08




OTHER High Side Current Sense (IO0R)

Gain: 100x, EDP: 8.8 A
Rsense: 0.003 (R5410)
V across Rsense: 26.4 mV
SMC ADC: 09




Charger (BMON Production) Current Sense (IPBR)

Charger Gain: 36x, EDP: 6.6 A
Rsense: 0.010 (R7050)
SMC ADC: 07




DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7020)
SMC ADC: 04




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
SMC ADC: 05




DC In Voltage Sense & Enable (VD0R)


Gain: 0.167x
SMC ADC: 03






SYNC MASTER=D1 SENSORS		SYNC DATE=02/28/2012	
PAGE TITLE			
Power Sensor: High Side			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<no_LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		44 OF 80	




SYNC MASTER=D1 SENSORS		SYNC DATE=02/20/2012	
PAGE TITLE		Thermal Sensors	
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	45 OF 80







www.laptop-schematics.com



SYNC MASTER=J13_MLB		SYNC DATE=01/20/2012	
PAGE TITLE		SHEET	
SPI ROM		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
REVISION		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	
PROPRIETARY PROPERTY OF APPLE INC.		SHEET	
THE POSSESSOR AGREES TO THE FOLLOWING:		50 OF 80	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

51 0F 80


www.laptop-schematics.com

ZOBEL NETWORK & 1ST ORDER DAC FILTER PLACEHOLDER




SYNC MASTER=D1 AUDIO		SYNC DATE=06/06/2012	
PAGE TITLE			
AUDIO: HEADPHONE FILTER		SIZE	
DRAWING NUMBER		C	
REVISION		<no_LABEL>	
BRANCH			
PAGE			
SHEET		52 OF 80	

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=D1 AUDIO		SYNC DATE=06/06/2015	
PAGE TITLE		DRAWING NUMBER	
AUDIO: SPEAKER AMP		<Preliminary Test>	
Apple Inc.		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	
		SHEET	
		53 OF 80	



I2C ADDRESSES

MIKEY	U6751	READ	0111 0011	0X73
MIKEY	U6751	WRITE	0111 0010	0X72
CHS	U6750	READ	0111 0111	0X77
CHS	U6750	WRITE	0111 0110	0X76

SYNC MASTER=01 AUDIO		SYNC DATE=06/06/2015	
PAGE TITLE		AUDIO: JACK	
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		54 OF 80	



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9 A)	N/A	0X09 (9)
TWEETERS	0X04 (4)	0X04 (4)	0X0B (11)	GPIO 3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO 3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (A)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
DMIC 1	0X06 (6)	0X0E (E)	3V3	N/A
DMIC2	0X05 (5)	0X12 (12 C)	3V3	0X0C (12 C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	MIKEY
HEADSET MIC	0X06 (6)	0X0D (13 V22 B LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE	SATA46P/GPIO 16	GPIO 5
MIKEY INTERRUPT	PIRQ H	GPIO 3
PERIPHERAL DETECT	PIRQ F	



SPEAKER CONNECTOR

HP=80KHZ
APN: 518S0627

2-MIC CONNECTOR

CRITICAL
J6802
78171-6006
M-RT-SM

CRITICAL
J6803
78171-6006
M-RT-SM



AUDIO CONNECTOR DETECT STATES

	NOTHING	SPDIF	HEADPHONE
AUD_J1_TYDEDET_R	1	1	0
AUD_J1_TIPDET_R	0	1	1
AUD_OUTJACK_INSERT_L	1	0	0
AUD_SENSE_A	1	20K/2.67K RDIV	39.2K/2.67K RDIV

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S3452	353S1286		U6800	MAXIM ALT TO MICROCHIP
376S0975	376S1081		Q6800	TOSHIBA ALT TO DIODES

NOM R6892-C6860 FC = 106KHZ
SSM6N15FE Vth = 0.8V to 1.5V
SSM6N15FE IGSS = +/-1uA
FLEX-SIDE RPULLDOWN = 100k (TB 49.9k in REV 3)

SYNC MASTER=01 AUDIO

SYNC DATE=05/05/2013

AUDIO: JACK TRANSLATORS

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET


SIZE

C


<Preliminary Test>

<no_LABEL>

55 OF 80



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	3	CAP CER 4 7UF 10% 25V X6S 0603	C6990,C6991,C6992	CRITICAL	



Pin 63 (SH0962) is Neoconix stiffener, 860-1533
Pin 64 (SH0961) is Neoconix tall locator pin. 860-1530
Pin 65 (SH0960) is Neoconix short clocking pin. 860-1529

DC-In & Battery Connectors

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

C

<no_LABEL>

56 OF 80



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP CER 4 7UF 10% 25V X6S 0603	C7090	CRITICAL	


NOTE: C7080 is the same APN, but NOSTUFFed per <rdar://problem/11815538>.

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
C7030	1	POLY-TANT CASE-D2-SM	C7030	CRITICAL	
C7031	1	POLY-TANT CASE-D2-SM	C7031	CRITICAL	
C7032	1	POLY-TANT CASE-D2-SM	C7032	CRITICAL	
C7035	1	50V 1.0UF	C7035	CRITICAL	
C7036	1	50V 1.0UF	C7036	CRITICAL	
C7037	1	50V 0.001UF	C7037	CRITICAL	

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
PBus Supply & Battery Charger			
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
		REVISION	
		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	
PROPRIETARY PROPERTY OF APPLE INC.		SHEET	
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		57 OF 80	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7121	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7121	CRITICAL	



INTEL TABLE:		
VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

```
OCP = R7141 x 8.5uA / R7140
OCP = 8.5A
ON=TRUE
```




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP CER 1UF 16% 35V X6S 0402 MURATA	C7241,C7281	CRITICAL	


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		5V / 3.3V Power Supply	
Apple Inc.		DRAWING NUMBER	SIZE
		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<no_LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		59 OF 80	


PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	2	CAP CER 1UF 10% 35V X5S 0402 MURATA	C7332,C7335	CRITICAL	

DDR3 (1V5R1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES MTL FILM 1/16W 100K 1 0402 SMD LF	R7316	CRITICAL	PPDDR:1V5
114S0391	1	RES MTL FILM 1/16W 60 4K 1 0402 SMD LF	R7316	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET N CH 30V 100MA 7 00HM SOT 723 HF	Q7319	CRITICAL	PPDDR:1V5
114S0428	1	RES MTL FILM 1/16W 150K 0402 SMD LF	R7319	CRITICAL	PPDDR:1V5





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	4	CAP CER 1UF 16% 35V X6S 0402 MURATA	C7517,C7527,C7557,C7565	CRITICAL	

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	4	CAP CER 4 7UF 16% 25V X6S 0603	C7515,C7516,C7563,C7564	CRITICAL	

CPU IMP7 & AXG VCore Output

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<Preliminary Test>
REVISION
<no_LABEL>
BRANCH
PAGE
SHEET

62 OF 80

CPU VCCIO (1.05V S0) Regulator

www.laptop-schematics.com

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0812	1	CAP CER 1UF 10% 35V X6S 0402 MURATA	C7624	CRITICAL	





SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		SIZE	
CPUVCCIO (1.05V) Power Supply		C	
Apple Inc.		DRAWING NUMBER	
		<Preliminary Test>	
		REVISION	
		<no_LABEL>	
		BRANCH	
		PAGE	
		SHEET	
		63 OF 80	

1.5V S0 Switcher


1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V in SUS.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




1.8V S0 Switcher


Vout = 1.8V
MAX CURRENT = 2A
F = 1MHZ



1.05V TBT S0 Regulator

Vout = 1.05V
Max Current = 3A
Freq = 1 MHz





3.3V S4 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

3.3V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

5V S3 FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

1.5V S3/S0 FET

MOSFET	Si7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

3.3V SUS FET

MOSFET	SiA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

5V SUS FET

MOSFET	SiA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

3.3V S0 FET

MOSFET	Si7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

5.0V S0 FET

MOSFET	Si7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5 A (EDP)

SYNC MASTER=MASTER

SYNC DATE=MASTER

Power FETs

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET


SIZE


C

<no_LABEL>

65 OF 80









PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
138S0811	1	CAP CER 4 7UF 10% 25V X5R 0603 MURATA	C9615	CRITICAL	

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES, MTL FILM, 1/16W, 17.8K, 1, 0201, SMD, LF	R9610, R9613		TBTHV:P12V
118S0145	2	RES, MTL FILM, 1/16W, 17.8K, 1, 0201, SMD, LF	R9611, R9614		TBTHV:P12V




DP Source must pull down HPD input with greater than or equal to 100K (DPv1 Ia)

Sink HPD range
High 2 0 5 0V
Low 0 0 0V

Thunderbolt Connector B



SYNC MASTER=J5 M.B. KEPLER		SYNC DATE=11/14/2011	
PAGE TITLE			
Thunderbolt Connector B		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<no_LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 80
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	6	RES MTL FILM 1/16W 0 5 0402 SMD LF	R9717, R9718, R9719, R9720, R9721, R9722	CRITICAL	LCDBKLT:PROD

SYNC MASTER=J5 M.B. KEPLER

SYNC DATE=09/21/2011

PAGE TITLE

LCD Backlight Driver (LP8545)

Apple Inc.

DRAWING NUMBER

<Preliminary Test>

REVISION

<no_LABEL>

BRANCH

PAGE

SHEET

71 OF 80

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.1MM	0.1MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	=4X_DIELECTRIC	?
CPU_ITP	*	=4X_DIELECTRIC	?
CPU_VCCSENSE	*	=6X_DIELECTRIC	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=6X DIELECTRIC	?
CLK_PCIE	*	=5X DIELECTRIC	?

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET TYPE			
	PHYSICAL	SPACING		
DMT_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	7 10 18
DMT_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	7 10 18
DMT_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	7 10 18
DMT_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	7 10 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	7 10 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	7 10 18
FDI_FSYNC	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	10 18
FDI_I_SYNC	CPU_50S	CPU_AGTL	FDI I_SYNC<1..0>	10 18
FDI_INT	CPU_50S	CPU_AGTL	FDI INT	10 18
DMT_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU P	7 11 17
DMT_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI CLK100M CPU N	7 11 17
CPU_EDP_COMP	CPU_27P4S	CPU_COMP	CPU EDP COMP	10
CPU_PEG_COMP	CPU_27P4S	CPU_COMP	CPU PEG COMP	10
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..0>	10 24
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M P	11 17
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU CLK100M N	11 17
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M P	17 24
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP CLK100M N	17 24
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLK P	11 17
DPLL_REF_CLK120M	CLK_PCIE_90D	CLK_PCIE	DPLL REF CLK N	11 17
XDP_TDI	CPU_50S	CPU_ITP	XDP CPU TDI	11 24
XDP_TDO	CPU_50S	CPU_ITP	XDP CPU TDO	11 24
XDP_TMS	CPU_50S	CPU_ITP	XDP CPU TMS	11 24
XDP_TCK	CPU_50S	CPU_ITP	XDP CPU TCK	11 24
XDP_TRST_I	CPU_50S	CPU_ITP	XDP CPU TRST L	11 24
XDP_BPM	CPU_50S	CPU_ITP	XDP BPM L<3..0>	11 24
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<7..4>	11 24
XDP_DBRESET_I	CPU_50S	CPU_ITP	XDP DBRESET L	11 24 25
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP CPU PRDY L	11 24
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP CPU PREQ L	11 24
CPU_CATERR_I	CPU_50S	CPU_AGTL	CPU CATERR L	11 39
CPU_PROC_SEL_L	CPU_50S	CPU_AGTL	CPU PROC SEL L	11 20
CPU_PECT	CPU_50S	CPU_VID	CPU PECT	11 20 40
CPU_PROCHOT_I	CPU_50S	CPU_AGTL	CPU PROCHOT L	11 39 40 61
XDP_CPU_PWRGD	CPU_50S	CPU_ITP	XDP CPU PWRGD	24
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM THRMTRIP L	11 20 40
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	11 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM_PWRGD	11 18 27
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	11 20 24
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM_RCOMP<2..0>	11
	CPU_50S	CPU_VID	CPU_VIDSOUT	13 61
	CPU_50S	CPU_VID	CPU_VIDSLK	13 61
	CPU_50S	CPU_VID	CPU_VIDALERT_L	13 61
	CPU_55S	CPU_VID	CPU_VCCSA_VID<1..0>	13 58
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	13 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	13 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	13 61
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	10
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	10
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	10
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	10
CPU_VCCSASENSE	CPU_50S	CPU_AGTL	CPU_VCCSASENSE	13 58
CPU_MEM_VREF		CPU_VREF	PPCPU MEM_VREFDQ_A	10 31
CPU_MEM_VREF		CPU_VREF	PPCPU MEM_VREFDQ_B	10 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFDQ_A	28 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFDQ_B	28 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFCA_A	28 31
CPU_MEM_VREF		CPU_VREF	PP0V75_S3_MEM_VREFCA_B	28 31
XDP_CLK_TTP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	24
XDP_CLK_TTP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	24

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<Preliminary Test>
REVISION
<no_LABEL>
BRANCH
PAGE
SHEET
72 OF 80

Digital Video Signal Constraints

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_96D	*	96_OHM_DIFF	96 OHM DIFF	96 OHM DIFF	96 OHM DIFF	96 OHM DIFF	96 OHM DIFF
SATA_37SE	*	37_OHM_SE	37 OHM SE	37 OHM SE	37 OHM SE	37 OHM SE	37 OHM SE
SATA_56SE	*	56_OHM_SE	56 OHM SE	56 OHM SE	56 OHM SE	56 OHM SE	56 OHM SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	*	5 1 SPACING	?
SATA_ICOMP	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA	TOP_BOTTOM	5 1 SPACING	?

SOURCE HR PLATFORM DESIGN GUIDE TABLES 191 193

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RBIAS	*	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD	STANDARD
USB_85D	*	85_OHM_DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	4 1 SPACING	?
USB_RBIAS	*	15 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	TOP_BOTTOM	4 1 SPACING	?

SOURCE HR PLATFORM DESIGN GUIDE TABLES 191 193

USB 3.0 INTERFACE CONSTRAINTS

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	85_OHM_DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF	85 OHM DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3	*	5 1 SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3	TOP_BOTTOM	5 1 SPACING	?

SOURCE CR SFF PLATFORM DESIGN GUIDE V0 7 TABLE 4 211 1X1*

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_SLOW_55S	*	=55 OHM SE	=55 OHM SE	=55 OHM SE	=55 OHM SE	=STANDARD	=STANDARD
CLK_25M_55S	*	=55 OHM SE	=55 OHM SE	=55 OHM SE	=55 OHM SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_SLOW	*	~2X DIELECTRIC	?
CLK_25M	*	=5X DIELECTRIC	?

NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET				NET TYPE	SPACING
192D	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D RDRIN P	7
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D RDRIN N	7
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R RDROUT P	7
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R RDROUT N	7
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R RDRIN P	7
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R RDRIN N	7
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D RDROUT N	7
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D RDROUT P	7
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R RC P	7 37
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R RC N	7 37
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D RC N	7 37
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D RC P	7 37
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D C P	7 17 37
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA HDD R2D C N	7 17 37
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R P	7 17 37
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA HDD D2R N	7 17 37


192B	SATA_HDD_D2R	SATA_96D	SATA	SATA SSDRHDD D2R P	7 37
192B	SATA_HDD_D2R	SATA_96D	SATA	SATA SSDRHDD D2R N	7 37
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA SSDRHDD R2D P	7 37
192B	SATA_HDD_R2D	SATA_96D	SATA	SATA SSDRHDD R2D N	7 37

192B	PCH_SATA3_ICOMP	SATA_56SE	SATA_ICOMP	PCH_SATA3COMP	17
192B	PCH_SATA_ICOMP	SATA_37SE	SATA_ICOMP	PCH_SATAICOMP	17
192B	USB_EXTB	USB_85D	USB	USB_EXTB_XHCI P	19 26
192B	USB_EXTB	USB_85D	USB	USB_EXTB_XHCI N	19 26
192B	USB_EXTB	USB_85D	USB	USB_EXTB_EHCI P	19 26
192B	USB_EXTB	USB_85D	USB	USB_EXTB_EHCI N	19 26
192B	USB_HUB2_UP	USB_85D	USB	USB HUB UP P	19 26
192B	USB_HUB2_UP	USB_85D	USB	USB HUB UP N	19 26
192B	USB_EXTB	USB_85D	USB	USB_EXTB P	19 38
192B	USB_EXTB	USB_85D	USB	USB_EXTB N	19 38
192B	USB_EXTB	USB_85D	USB	USB_EXTB P	7 26 36
192B	USB_EXTB	USB_85D	USB	USB_EXTB N	7 26 36
192B	USB_EXTD	USB_85D	USB	USB_EXTD P	
192B	USB_EXTD	USB_85D	USB	USB_EXTD N	
192B	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN P	7 32
192B	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN N	7 32
192B	USB_BT	USB_85D	USB	USB_BT P	7 9 36
192B	USB_BT	USB_85D	USB	USB_BT N	7 9 36
192B	USB_TPAD	USB_85D	USB	USB_TPAD P	9 47
192B	USB_TPAD	USB_85D	USB	USB_TPAD N	9 47
192B	USB_SMC	USB_85D	USB	USB_SMC P	9 39
192B	USB_SMC	USB_85D	USB	USB_SMC N	9 39
192B	PCH_USB_RBIAS	PCH_USB_RBIAS	USB_RBIAS	PCH_USB_RBIAS	19
192B	USB_EXTD	USB_85D	USB	USB_EXTD_XHCI P	19 26
192B	USB_EXTD	USB_85D	USB	USB_EXTD_XHCI N	19 26
192B	USB_EXTB	USB_85D	USB	USB_EXTB_MUXED P	38
192B	USB_EXTB	USB_85D	USB	USB_EXTB_MUXED N	38
192B	USB_CAMERA	USB_85D	USB	USB_CAMERA P	19 32
192B	USB_CAMERA	USB_85D	USB	USB_CAMERA N	19 32
192B	USB_EXTB	USB_85D	USB	USB_LT1 P	7 38
192B	USB_EXTB	USB_85D	USB	USB_LT1 N	7 38
192B	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX P	19 36
192B	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX N	19 36
192B	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX P	7 19 36
192B	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX N	7 19 36

192B	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX P	19 38
192B	USB3_EXTB_TX	USB3_85D	USB3	USB3_EXTB_TX N	7 19 38
192B	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX P	7 19 38
192B	USB3_EXTB_RX	USB3_85D	USB3	USB3_EXTB_RX N	7 19 38

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET				NET TYPE	SPACING
192B	SYSCLK_CLK32K_RTC	CLK_SLOW_55S	CLK_SLOW	SYSCLK_CLK32K_RTC	17 25
192B	SYSCLK_CLK25M_SB	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_SB	17 25
192B	SYSCLK_CLK25M_ENET	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_ENET	17
192B	SYSCLK_CLK25M_TBT	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT	25 33
192B	SYSCLK_CLK25M_TBT_R	CLK_25M_55S	CLK_25M	SYSCLK_CLK25M_TBT_R	33



	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

www.laptop-schematics.com

www.laptop-schematics.com
EMPTY

www.laptop-schematics.com

SYNC MASTER=J5 ML8		SYNC DATE=07/29/2011	
PAGE TITLE		SIZE	
 Apple Inc.		DRAWING NUMBER	C
		REVISION	<Preliminary Test>
		BRANCH	<no_LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		SHEET	77 OF 80

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_1T01_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_CLK	*	GND_P2MM
GND	MEM_CMD	*	GND_P2MM
GND	MEM_CTRL	*	GND_P2MM
GND	MEM_*_DQ_BYTE*	*	GND_P2MM
GND	MEM_DQS	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB3	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PwR_P2MM
SATA	SB_POWER	*	PwR_P2MM
USB3	SB_POWER	*	PwR_P2MM
USB	SB_POWER	*	PwR_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_37S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D	TOP			0.1 MM	500 MIL		
CPU_27P4S	BOTTOM			0.23 MM	100 MIL		
USB3_85D	TOP			0.1 MM	500 MIL		
USB3_85D	ISL10			0.075 MM			0.090 MM
DP_85D	ISL9			0.075 MM			0.090 MM
PCIE_85D	ISL10			0.075 MM			0.090 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_37S	BGA_MEM	MEM_50S
MEM_40S	BGA_MEM	MEM_50S
MEM_72D	BGA_MEM	MEM_85D

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
AUDIODIFF	*	AUDIODIFF
1T01_DIFFPAIR	*	1:1_DIFFPAIR
SENSE_1T01_55S	*	SENSE_1T01_55S
THERM_1T01_55S	*	THERM_1T01_55S
DIFFPAIR	*	DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

D1 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 P 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	CPUTHMSNS D2 N 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD P 9 10
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	CPU_THERMD N 9 10
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	GPUTHMSNS D P 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	GPUTHMSNS D N 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE P 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	GPU_TDIODE N 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	TBT_THERMD P 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	TBT_THERMD N 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	DDR3THMSNS D1 P 45
	SENSE_DIEFFPAIR	THERM_1T01_55S	THERM	DDR3THMSNS D1 N 45
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIO50 CS P 43 63
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	CPUVCCIO50 CS N 43 63
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	CPU_VDDQ SENSE P 33
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	CPU_VDDQ SENSE N 33
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCD_PANEL P 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCD_PANEL N 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM P 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM N 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS SSD P 37 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS SSD N 37 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_3V3_S0_SSD_R P 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_3V3_S0_SSD_R N 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_WLAN P 80
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_WLAN N 80
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT P 80
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_LCDBKLT N 80
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_TBT P 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_TBT N 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM_R P 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	ISNS_1V35_S3_MEM_R N 43
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	VCCSA50 CS P 58 80
	SENSE_DIEFFPAIR	SENSE_1T01_55S	SENSE	VCCSA50 CS N 58 80
	HDMT_CLK	HDMT_90D	HDMT	HDMI_IG_CLK_C P 7 9 36
	HDMT_CLK	HDMT_90D	HDMT	HDMI_IG_CLK_C N 7 9 36
	HDMT_DATA	HDMT_90D	HDMT	HDMI_IG_DATA_C P<2..0> 7 9 36
	HDMT_DATA	HDMT_90D	HDMT	HDMI_IG_DATA_C N<2..0> 7 9 36


D1 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE			
		PHYSICAL	SPECTRUM		
	PCIE CLK100M AP	CLK PCIE 900	CLK PCIE	PCIE CLK100M AP CONN P	7 36
	PCIE CLK100M AP	CLK PCIE 900	CLK PCIE	PCIE CLK100M AP CONN N	7 36
		1T01 DIFFEPAIR		CHGR CSI R P	57
		1T01 DIFFEPAIR		CHGR CSI R N	57
		1T01 DIFFEPAIR		CHGR CSO R P	57
		1T01 DIFFEPAIR		CHGR CSO R N	57
	USB_RT	USB_850	USB	USB BT CONN P	36
	USB_BT	USB_850	USB	USB BT CONN N	36
	USB_RT	USB_850	USB	USB BT WAKE P	36
	USB_BT	USB_850	USB	USB BT WAKE N	36
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SL OUT P	7 53 55
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SL OUT N	7 53 55
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SR OUT P	7 53 55
	AUDIO_DIFFEPAIR	DIFFEPAIR	AUDIO	SPKRCONN SR OUT N	7 53 55
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN L OUT P	7 53 55 78
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN L OUT N	7 53 55 78
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN R OUT P	7 53 55 78
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN R OUT N	7 53 55 78
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNSG P	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNSG N	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS1G P	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS1G N	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS2G P	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS2G N	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISUMG R P	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISUMG R N	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		ISNS HS OTHER P	44
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		ISNS HS OTHER N	44
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		ISNS HS COMPUTING P	44
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		ISNS HS COMPUTING N	44
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS P	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS N	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS1 P	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS1 N	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS2 P	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISNS2 N	43 62
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISUM R P	43
	SENSE_DIFFEPAIR	SENSE 1T01 55S SENSE		CPUI MVP ISUM R N	43
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L01 L P	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L01 L N	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L01 R P	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L01 R N	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L02 L P	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L02 L N	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L02 R P	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD L02 R N	51 53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD MIC INL P	51 54
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD MIC INL N	51 54
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP LIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP LIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP RIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP RIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP LSUBIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP LSUBIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP RSUBIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	AUD SPKRAMP RSUBIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	RSUBIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	RSUBIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	LSUBIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	LSUBIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRAMP LIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRAMP LIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRAMP RIN P	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRAMP RIN N	53
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	HS MIC HI RC	54
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	HS MIC LO RC	54
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	HS MIC HI	54
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	HS MIC LO	54
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN L OUT P	7 53 55 78
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN L OUT N	7 53 55 78
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN R OUT P	7 53 55 78
	AUDIO_DIFFEPAIR	AUDIODIFF	AUDIO	SPKRCONN R OUT N	7 53 55 78
	USB_TP4D	USB_850	USB	USB_TP4D R P	26 47
	USB_TP4D	USB_850	USB	USB_TP4D R N	26 47
	USB_HUB	USB_850	USB	PU_USBHUB_DN4 P	9
	USB_HUB	USB_850	USB	PU_USBHUB_DN4 N	9
		SB_POWER		PP3V3_S5	7 8
		SB_POWER		PP3V3_S0	7 8
		SB_POWER		PP1V5_S3RS0_CPUDDR	8
		GND		GND	

SYNC MASTER=J5 MLB		SYNC DATE=07/29/2011	
PAGE TITLE		PAGE NO.	
Project Specific Constraints			
 Apple Inc.		DRAWING NUMBER <Preliminary Test>	
		SIZE C	
		REVISION <no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		PAGE	
		SHEET	
		78 OF 80	


LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.9 A
Rsense: 0.005 (RD200 / XWD200)
V across Rsense: 4.5 mV
SMC AD: 17




CPU SA Current Sense (IC2C)

Gain: 500x. EDP: 6 A
Rsense: 0.001 (R7140)
V across Rsense: 6 mV
SMC AD: 13




Airport X29 Current Sense (IAPC)

Gain: 500x. EDP: 1.06 A
Rsense: 0.005 (RD230 / XWD230)
V across Rsense: 5.3 mV
SMC AD: 22




LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
Rsense: 0.005 (R9020, XW9020)
V across Rsense: 5 mV
SMC AD: 15




Thunderbolt TBT Current/Voltage Sense (IHSP/VHSP)

Gain: 1000x. EDP: 2.8 A
Rsense: 0.001 (RD240)
V across Rsense: 2.8 mV
SMC AD: 23




CPU SA Voltage Sense (VC2C)

Gain: 1x
SMC ADC: 14



LCD Backlight Voltage Sense (VBLC)

Gain: 0.04434



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD209,CD219,CD229		LOADISNS:NO
117S0008	3	RES,MTL FILM,100K,1/16W,0201,SMD,LF	CD239,CD259		LOADISNS:NO

SYNC MASTER=01 SENSORS		SYNC DATE=07/11/2015	
PAGE TITLE			
Power Sensors: Extended		DRAWING NUMBER	SIZE
Apple Inc.		<Preliminary Test>	C
REVISION		<no_LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	
II NOT TO REPRODUCE OR COPY IT		80 OF 80	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			