

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV

ECN

DESCRIPTION OF REVISION

CK APPD / DATE

<REV>

<ECN>

<ECO_DESCRIPTION>

<ECODATE>

SCHEM, WHITE_ARROW, MLB, K18

02/01/10

Page

(.csa)

Contents

Sync

Date

1

1

Table of Contents

MASTER

MASTER

2

2

System Block Diagram

K17_REF

06/30/2009

3

3

Power Block Diagram

K17_REF

06/30/2009

4

4

Revision History

MASTER

MASTER

5

5

BOM Configuration

K17_REF

05/28/2009

6

7

Functional / ICT Test

MASTER

MASTER

7

8

Power Aliases

MASTER

MASTER

8

9

Signal Aliases

K17_REF

06/11/2009

9

10

CPU DMI/PEG/FDI/RSVD

K17_REF

06/15/2009

10

11

CPU Clock/Misc/JTAG

K17_REF

06/15/2009

11

12

CPU DDR3 Interfaces

K17_REF

06/15/2009

12

13

CPU Power (1 of 2)

K17_REF

06/15/2009

13

14

CPU Power (2 of 2)

K17_REF

06/15/2009

14

15

CPU Grounds

K17_REF

06/15/2009

15

16

CPU Non-GFX Decoupling (1 of 2)

K17_REF

06/15/2009

16

17

CPU Non-GFX Decoupling (2 of 2)

K17_REF

08/24/2009

17

18

PCH SATA/PCIE/CLK/LPC/SPI

K17_REF

06/15/2009

18

19

PCH DMI/FDI/Graphics

K17_REF

10/07/2009

19

20

PCH PCI/FlashCache/USB

K18_MLB

06/15/2009

20

21

PCH MISC

K17_REF

06/15/2009

21

22

PCH Power

K17_REF

06/15/2009

22

23

PCH Grounds

K17_REF

06/15/2009

23

24

PCH Non-GFX Decoupling

K17_REF

06/15/2009

24

25

CPU/PCH GFX Decoupling

K17_REF

06/15/2009

25

26

eXtended Debug Port (XDP)

K17_REF

06/23/2009

26

27

Clock (CK505)

K17_MLB

06/15/2009

27

28

Chipset Support

K17_REF

06/15/2009

28

29

DDR3 SO-DIMM Connector A

MASTER

MASTER

29

30

DDR3 Byte/Bit Swaps

MASTER

MASTER

30

31

DDR3 SO-DIMM Connector B

MASTER

MASTER

31

32

CPU Memory S3 Support

K17_REF

06/15/2009

32

33

FSB/DDR3/FRAMEBUF Vref Margining

K17_REF

06/15/2009

33

34

X16/ALS/CAMERA CONNECTOR

K18_COMMS

08/26/2009

34

35

SecureDigital Card Reader

T27_REF

10/07/2009

35

36

USB HUB 1

K18_MLB

10/06/2009

36

37

USB HUB 2

K23F

08/20/2009

37

39

Ethernet PHY (Caesar II/IV)

T27_REF

06/15/2009

38

40

Ethernet Connector

K17_REF

05/29/2009

39

41

FireWire LLC/PHY (FW643)

K19_MLB

05/29/2009

40

42

FireWire Port Power

K19_MLB

05/29/2009

41

43

FireWire Ports

K19_MLB

10/01/2009

42

45

SATA Connectors

T27_REF

06/15/2009

43

46

External USB Connectors

K17_REF

05/29/2009

44

48

Front Flex Support

K19_MLB

06/15/2009

45

49

SMC

K17_REF

Page

(.csa)

Contents

Sync

Date

46

50

SMC Support

K18_SENSORS

06/29/2009

47

51

LPC+SPI Debug Connector

K17_MLB

06/23/2009

48

52

K18 SMBus Connections

K18_SENSORS

06/18/2009

49

53

Current & Voltage Sensing

K18_SENSORS

06/29/2009

50

54

Current Sensing

K18_SENSORS

07/02/2009

51

55

Thermal Sensors

K18_SENSORS

06/18/2009

52

56

Fan Connectors

K19_MLB

05/29/2009

53

57

WELLSPRING 1

K19_MLB

05/29/2009

54

58

WELLSPRING 2

K19_MLB

05/29/2009

55

59

Sudden Motion Sensor (SMS)

K19_MLB

05/29/2009

56

60

DEBUG SENSORS AND ADC

K18_SENSORS

07/07/2009

57

61

SPI ROM

K17_REF

06/15/2009

58

62

AUDIO: CODEC/REGULATOR

K18_AUDIO

09/21/2009

59

63

AUDIO: LINE INPUT FILTER

K18_AUDIO

07/29/2009

60

65

AUDIO: HEADPHONE FILTER

K18_AUDIO

07/29/2009

61

66

AUDIO: SPEAKER AMP

K18_AUDIO

07/29/2009

62

67

AUDIO: JACKS

K18_AUDIO

07/29/2009

63

68

AUDIO: JACK TRANSLATORS

K18_AUDIO

07/29/2009

64

69

DC-In & Battery Connectors

K18_POWER

06/30/2009

65

70

PBus Supply & Battery Charger

K18_POWER

06/30/2009

66

72

5V / 3.3V Power Supply

K18_POWER

07/13/2009

67

73

1.5V DDR3 Supply

K18_POWER

07/14/2009

68

74

CPU IMVP VCore Regulator

K18_POWER

06/29/2009

69

75

GFX IMVP VCore Regulator

K18_POWER

07/08/2009

70

76

CPUVTT (1.05V) Power Supply

K18_POWER

07/14/2009

71

77

Misc Power Supplies

K18_POWER

06/29/2009

72

78

Power FETs

K18_POWER

06/10/2009

73

79

Power Control

K17_REF

06/15/2009

74

80

NV GT216 PCI-E

K17_REF

06/15/2009

75

81

NV GT216 CORE/FB POWER

K17_REF

06/15/2009

76

82

NV GT216 FRAME BUFFER I/F

K17_REF

06/15/2009

77

84

GDDR3 Frame Buffer A (Top)

K17_REF

06/15/2009

78

85

GDDR3 Frame Buffer B (Top)

K17_REF

06/15/2009

79

86

NV GT216 GPIO/MIO/MISC

K17_REF

06/15/2009

80

87

GT216 GPIOs & STRAPS

K17_REF

06/15/2009

81

88

NV GT216 VIDEO INTERFACES

K17_REF

06/15/2009

82

89

GPU (GT216) CORE SUPPLY

K18_POWER

07/14/2009

83

90

LVDS Display Connector

K19_MLB

05/29/2009

84

93

Muxed Graphics Support

K17_REF

06/15/2009

85

94

DisplayPort Connector

K17_REF

06/15/2009

86

95

1V8 / 1V55 FB Power Supply

K18_POWER

06/26/2009

87

96

Graphics MUX (GMUX)

K17_REF

06/15/2009

88

97

LCD BACKLIGHT DRIVER

K18_BKLT

07/29/2009

89

98

LCD Backlight Support

K19_MLB

05/29/2009

90

99

Misc Power Supplies

K18_POWER

06/10/2009

Page

(.csa)

Contents

Sync

Date

91

100

CPU Constraints

K17_REF

06/15/2009

92

101

Memory Constraints

K17_REF

06/15/2009

93

102

PCH Constraints 1

K17_REF

06/15/2009

94

103

PCH Constraints 2

K17_REF

06/15/2009

95

104

Ethernet Constraints

K17_REF

06/15/2009

96

105

FireWire Constraints

K17_REF

06/15/2009

97

106

SMC Constraints

K17_REF

06/15/2009

98

107

GPU (GT216) CONSTRAINTS

K17_REF

06/15/2009

99

108

Project Specific Constraints

K17_REF

06/15/2009

100

109

PCB Rule Definitions

K17_REF

06/15/2009

101

132

BluRay Decrypter Card Connector

K17_REF

06/15/2009

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-8504	1	SCHEM, WHITE_ARROW, MLB, K18	SCH	CRITICAL	
820-2850	1	PCBF, WHITE_ARROW, MLB, K18	PCB	CRITICAL	

DRAWING

TITLE=MLB

ABBREV=DRAWING

LAST_MODIFIED=Mon Feb 1 10:13:48 2010

SCHEM, WHITE_ARROW, MLB, K18

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


1 OF 132

SHEET

1 OF 101







PROTO:

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	4 OF 132
		SHEET	4 OF 101

	8	7	6	5	4	3	2	1																																																																																																																													
D	BOM Variants			Alternate Parts																																																																																																																																	
	<table><tr><th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr><tr><td>639-0952</td><td>PCBA, 2.0G, 512SAM_VRAM, K18</td><td>K18_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, K18_PVT, EEEE_DCJ7</td></tr><tr><td>639-0953</td><td>PCBA, 2.0G, 512HYN_VRAM, K18</td><td>K18_COMMON, CPU_2_4GHZ, FB_256_HYNIX, K18_PVT, EEEE_DCJ8</td></tr><tr><td>639-0954</td><td>PCBA, 2.13G, 512SAM_VRAM, K18</td><td>K18_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJ9</td></tr><tr><td>639-0955</td><td>PCBA, 2.13G, 512HYN_VRAM, K18</td><td>K18_COMMON, CPU_2_53GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJC</td></tr><tr><td>639-0956</td><td>PCBA, 2.4G, 512SAM_VRAM, K18</td><td>K18_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJD</td></tr><tr><td>639-0957</td><td>PCBA, 2.4G, 512HYN_VRAM, K18</td><td>K18_COMMON, CPU_2_66GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJF</td></tr><tr><td>085-1404</td><td>K18 DEVELOPMENT BOM</td><td></td></tr></table>			BOM NUMBER	BOM NAME	BOM OPTIONS	639-0952	PCBA, 2.0G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, K18_PVT, EEEE_DCJ7	639-0953	PCBA, 2.0G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_HYNIX, K18_PVT, EEEE_DCJ8	639-0954	PCBA, 2.13G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJ9	639-0955	PCBA, 2.13G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJC	639-0956	PCBA, 2.4G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJD	639-0957	PCBA, 2.4G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJF	085-1404	K18 DEVELOPMENT BOM		<table><tr><th>PART NUMBER</th><th>ALTERNATE FOR PART NUMBER</th><th>BOM OPTION</th><th>REF DES</th><th>COMMENTS:</th></tr><tr><td>138S0603</td><td>138S0602</td><td></td><td>ALL</td><td>Murata alt to Samsung</td></tr><tr><td>157S0058</td><td>157S0055</td><td></td><td>ALL</td><td>Delta alt to TOK Magnetics</td></tr><tr><td>152S0896</td><td>152S0518</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO CYNTEC</td></tr><tr><td>155S0457</td><td>155S0329</td><td></td><td>ALL</td><td>MAG LAYERS ALT TO MURATA</td></tr><tr><td>333S0506</td><td>333S0535</td><td></td><td>ALL</td><td>Hynix 900M alt to 1000M</td></tr><tr><td>516S0805</td><td>516S0806</td><td></td><td>ALL</td><td>Molex alt to Foxconn</td></tr><tr><td>152S1102</td><td>152S1088</td><td></td><td>ALL</td><td>Mag layer alt to Vishay</td></tr><tr><td>353S2805</td><td>353S2603</td><td></td><td>ALL</td><td>Fairchild wafer option</td></tr><tr><td>333S0542</td><td>333S0507</td><td></td><td>ALL</td><td>Samsung I die alt to H</td></tr><tr><td>128S0264</td><td>128S0257</td><td></td><td>ALL</td><td>Sanyo alt to Kemet</td></tr><tr><td>128S0303</td><td>128S0282</td><td></td><td>ALL</td><td>Panasonic alt to Sanyo</td></tr><tr><td>337S3808</td><td>337S3839</td><td></td><td>ALL</td><td>A02 alt to A03 GPU</td></tr><tr><td>128S0305</td><td>128S0294</td><td></td><td>ALL</td><td>6.3V alt to 11V Sanyo</td></tr></table>					PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:	138S0603	138S0602		ALL	Murata alt to Samsung	157S0058	157S0055		ALL	Delta alt to TOK Magnetics	152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC	155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA	333S0506	333S0535		ALL	Hynix 900M alt to 1000M	516S0805	516S0806		ALL	Molex alt to Foxconn	152S1102	152S1088		ALL	Mag layer alt to Vishay	353S2805	353S2603		ALL	Fairchild wafer option	333S0542	333S0507		ALL	Samsung I die alt to H	128S0264	128S0257		ALL	Sanyo alt to Kemet	128S0303	128S0282		ALL	Panasonic alt to Sanyo	337S3808	337S3839		ALL	A02 alt to A03 GPU	128S0305	128S0294		ALL	6.3V alt to 11V Sanyo																															
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																																																																																			
639-0952	PCBA, 2.0G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_SAMSUNG, K18_PVT, EEEE_DCJ7																																																																																																																																			
639-0953	PCBA, 2.0G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_4GHZ, FB_256_HYNIX, K18_PVT, EEEE_DCJ8																																																																																																																																			
639-0954	PCBA, 2.13G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJ9																																																																																																																																			
639-0955	PCBA, 2.13G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_53GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJC																																																																																																																																			
639-0956	PCBA, 2.4G, 512SAM_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_SAMSUNG, K18_PVT, EEEE_DCJD																																																																																																																																			
639-0957	PCBA, 2.4G, 512HYN_VRAM, K18	K18_COMMON, CPU_2_66GHZ, FB_512_HYNIX, K18_PVT, EEEE_DCJF																																																																																																																																			
085-1404	K18 DEVELOPMENT BOM																																																																																																																																				
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:																																																																																																																																	
138S0603	138S0602		ALL	Murata alt to Samsung																																																																																																																																	
157S0058	157S0055		ALL	Delta alt to TOK Magnetics																																																																																																																																	
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC																																																																																																																																	
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA																																																																																																																																	
333S0506	333S0535		ALL	Hynix 900M alt to 1000M																																																																																																																																	
516S0805	516S0806		ALL	Molex alt to Foxconn																																																																																																																																	
152S1102	152S1088		ALL	Mag layer alt to Vishay																																																																																																																																	
353S2805	353S2603		ALL	Fairchild wafer option																																																																																																																																	
333S0542	333S0507		ALL	Samsung I die alt to H																																																																																																																																	
128S0264	128S0257		ALL	Sanyo alt to Kemet																																																																																																																																	
128S0303	128S0282		ALL	Panasonic alt to Sanyo																																																																																																																																	
337S3808	337S3839		ALL	A02 alt to A03 GPU																																																																																																																																	
128S0305	128S0294		ALL	6.3V alt to 11V Sanyo																																																																																																																																	
C	K18 BOM GROUPS																																																																																																																																				
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>K18_COMMON</td><td>ALTERNATE, COMMON, K18_COMMON1, K18_COMMON2, K18_PROGPARTS, USBHUB_2061, RDRV:8515A2, DCI</td></tr><tr><td>K18_COMMON1</td><td>BATT_3S, BCM5764M, GL137, CPUPOC_IMAX_40_50, CPUMEM_S0, SMC_EXCARD_NOT, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM</td></tr><tr><td>K18_COMMON2</td><td>GMUXPLL_3V3, GPU_SS_INT, MIKEY, GPUVID_0P90V, DPMUX_EN_PLD, DP_CA_DET_EG_PLD, DP_ESD, VFRQ_SLPS3, SMC_OSC_YES, RAIL_MON</td></tr><tr><td>K18_PVT</td><td>BMON_PROD, VREFMRGN_NOT, XDP, XDP_NORMAL, XDP_CPU_BPM</td></tr><tr><td>K18_PROGPARTS</td><td>GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG</td></tr></table>			BOM GROUP	BOM OPTIONS	K18_COMMON	ALTERNATE, COMMON, K18_COMMON1, K18_COMMON2, K18_PROGPARTS, USBHUB_2061, RDRV:8515A2, DCI	K18_COMMON1	BATT_3S, BCM5764M, GL137, CPUPOC_IMAX_40_50, CPUMEM_S0, SMC_EXCARD_NOT, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM	K18_COMMON2	GMUXPLL_3V3, GPU_SS_INT, MIKEY, GPUVID_0P90V, DPMUX_EN_PLD, DP_CA_DET_EG_PLD, DP_ESD, VFRQ_SLPS3, SMC_OSC_YES, RAIL_MON	K18_PVT	BMON_PROD, VREFMRGN_NOT, XDP, XDP_NORMAL, XDP_CPU_BPM	K18_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG																																																																																																																						
BOM GROUP	BOM OPTIONS																																																																																																																																				
K18_COMMON	ALTERNATE, COMMON, K18_COMMON1, K18_COMMON2, K18_PROGPARTS, USBHUB_2061, RDRV:8515A2, DCI																																																																																																																																				
K18_COMMON1	BATT_3S, BCM5764M, GL137, CPUPOC_IMAX_40_50, CPUMEM_S0, SMC_EXCARD_NOT, SMC_DEBUG_YES, HUB1_2NONREM, HUB2_3NONREM																																																																																																																																				
K18_COMMON2	GMUXPLL_3V3, GPU_SS_INT, MIKEY, GPUVID_0P90V, DPMUX_EN_PLD, DP_CA_DET_EG_PLD, DP_ESD, VFRQ_SLPS3, SMC_OSC_YES, RAIL_MON																																																																																																																																				
K18_PVT	BMON_PROD, VREFMRGN_NOT, XDP, XDP_NORMAL, XDP_CPU_BPM																																																																																																																																				
K18_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG																																																																																																																																				
B																																																																																																																																					
	<table><tr><th>BOM GROUP</th><th>BOM OPTIONS</th></tr><tr><td>FB_256_SAMSUNG</td><td>VRAM4, VRAM_256_SAMSUNG, FB1V55</td></tr><tr><td>FB_256_HYNIX</td><td>VRAM4, VRAM_256_HYNIX, FB1V55</td></tr><tr><td>FB_512_SAMSUNG</td><td>VRAM4, VRAM_512_SAMSUNG, FB1V35</td></tr><tr><td>FB_512_HYNIX</td><td>VRAM4, VRAM_512_HYNIX, FB1V35</td></tr></table>			BOM GROUP	BOM OPTIONS	FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG, FB1V55	FB_256_HYNIX	VRAM4, VRAM_256_HYNIX, FB1V55	FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG, FB1V35	FB_512_HYNIX	VRAM4, VRAM_512_HYNIX, FB1V35																																																																																																																								
BOM GROUP	BOM OPTIONS																																																																																																																																				
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG, FB1V55																																																																																																																																				
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX, FB1V55																																																																																																																																				
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG, FB1V35																																																																																																																																				
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX, FB1V35																																																																																																																																				
A	Bar Code Labels / EEE #'s																																																																																																																																				
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEEE:DCJ7]</td><td>CRITICAL</td><td>EEEE_DCJ7</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEEE:DCJ8]</td><td>CRITICAL</td><td>EEEE_DCJ8</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEEE:DCJ9]</td><td>CRITICAL</td><td>EEEE_DCJ9</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEEE:DCJC]</td><td>CRITICAL</td><td>EEEE_DCJC</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEEE:DCJD]</td><td>CRITICAL</td><td>EEEE_DCJD</td></tr><tr><td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEEE:DCJF]</td><td>CRITICAL</td><td>EEEE_DCJF</td></tr></table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ7]	CRITICAL	EEEE_DCJ7	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ8]	CRITICAL	EEEE_DCJ8	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ9]	CRITICAL	EEEE_DCJ9	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJC]	CRITICAL	EEEE_DCJC	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJD]	CRITICAL	EEEE_DCJD	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJF]	CRITICAL	EEEE_DCJF																																																																																								
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ7]	CRITICAL	EEEE_DCJ7																																																																																																																																
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ8]	CRITICAL	EEEE_DCJ8																																																																																																																																
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJ9]	CRITICAL	EEEE_DCJ9																																																																																																																																
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJC]	CRITICAL	EEEE_DCJC																																																																																																																																
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJD]	CRITICAL	EEEE_DCJD																																																																																																																																
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEEE:DCJF]	CRITICAL	EEEE_DCJF																																																																																																																																
A	Module Parts																																																																																																																																				
	<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>337S3848</td><td>1</td><td>ARD, SLBPE, PRQ, 2.66G, 35W, C2, 3M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_66GHZ</td></tr><tr><td>337S3847</td><td>1</td><td>ARD, SLBPF, PRQ, 2.53G, 35W, C2, 3M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_53GHZ</td></tr><tr><td>337S3846</td><td>1</td><td>ARD, SLBNA, PRQ, 2.4G, 35W, C2, 4M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_4GHZ</td></tr><tr><td>337S3849</td><td>1</td><td>IC, PCH, IBEX PEAK-M, SLGZS, PRQ, B3, BGA</td><td>U1800</td><td>CRITICAL</td><td></td></tr><tr><td>337S3839</td><td>1</td><td>IC, GPU, NV GT216 LP++, 969BGA, 40NM, A03</td><td>U8000</td><td>CRITICAL</td><td></td></tr><tr><td>343S0493</td><td>1</td><td>IC, ASIC, BCM5764M, ENET CONTROLLER, 8x8, 64 QFN</td><td>U3900</td><td>CRITICAL</td><td>BCM5764M</td></tr><tr><td>341S2731</td><td>1</td><td>IC, 1MBIT, SPI FLASH, K17/K18</td><td>U3990</td><td>CRITICAL</td><td></td></tr><tr><td>338S0753</td><td>1</td><td>IC, FM643-E2, 1394B PHY/OHCI LINK/PCI-E, 12</td><td>U4100</td><td>CRITICAL</td><td></td></tr><tr><td>338S0563</td><td>1</td><td>IC, SMC, HS8/2117, 9MMX9MM, TLP</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr><tr><td>341T0233</td><td>1</td><td>IC, SMC, K18</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr><tr><td>335S0610</td><td>1</td><td>IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr><tr><td>341S2562</td><td>1</td><td>IC, EFI ROM, DEVELOPMENT, K18</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr><tr><td>341S2384</td><td>1</td><td>IR, ENCORE II, CY7C63833-LFXC</td><td>U4800</td><td>CRITICAL</td><td></td></tr><tr><td>341S2616</td><td>1</td><td>IC, PSOC +W/USB, 56PIN, MLF, K18</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG</td></tr><tr><td>336S0025</td><td>1</td><td>IC, XP2-5, HF, CPLD, BLANK</td><td>U9600</td><td>CRITICAL</td><td>GMUX_5K_BLANK</td></tr><tr><td>341S2566</td><td>1</td><td>IC, CPLD, LATTICE, 132CSBGA, K18</td><td>U9600</td><td>CRITICAL</td><td>GMUX_PROG</td></tr><tr><td>333S0507</td><td>4</td><td>IC, SGRAM, GDDR3, 16MX32, 1000MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550</td><td>CRITICAL</td><td>VRAM_256_SAMSUNG</td></tr><tr><td>333S0483</td><td>4</td><td>IC, SDRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550</td><td>CRITICAL</td><td>VRAM_256_HYNIX</td></tr><tr><td>333S0533</td><td>4</td><td>IC, SGRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550</td><td>CRITICAL</td><td>VRAM_512_SAMSUNG</td></tr><tr><td>333S0535</td><td>4</td><td>IC, SDRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA</td><td>U8400, U8450, U8500, U8550</td><td>CRITICAL</td><td>VRAM_512_HYNIX</td></tr></table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3848	1	ARD, SLBPE, PRQ, 2.66G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ	337S3847	1	ARD, SLBPF, PRQ, 2.53G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ	337S3846	1	ARD, SLBNA, PRQ, 2.4G, 35W, C2, 4M, BGA	U1000	CRITICAL	CPU_2_4GHZ	337S3849	1	IC, PCH, IBEX PEAK-M, SLGZS, PRQ, B3, BGA	U1800	CRITICAL		337S3839	1	IC, GPU, NV GT216 LP++, 969BGA, 40NM, A03	U8000	CRITICAL		343S0493	1	IC, ASIC, BCM5764M, ENET CONTROLLER, 8x8, 64 QFN	U3900	CRITICAL	BCM5764M	341S2731	1	IC, 1MBIT, SPI FLASH, K17/K18	U3990	CRITICAL		338S0753	1	IC, FM643-E2, 1394B PHY/OHCI LINK/PCI-E, 12	U4100	CRITICAL		338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK	341T0233	1	IC, SMC, K18	U4900	CRITICAL	SMC_PROG	335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK	341S2562	1	IC, EFI ROM, DEVELOPMENT, K18	U6100	CRITICAL	BOOTROM_PROG	341S2384	1	IR, ENCORE II, CY7C63833-LFXC	U4800	CRITICAL		341S2616	1	IC, PSOC +W/USB, 56PIN, MLF, K18	U5701	CRITICAL	TPAD_PROG	336S0025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_5K_BLANK	341S2566	1	IC, CPLD, LATTICE, 132CSBGA, K18	U9600	CRITICAL	GMUX_PROG	333S0507	4	IC, SGRAM, GDDR3, 16MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG	333S0483	4	IC, SDRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX	333S0533	4	IC, SGRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG	333S0535	4	IC, SDRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX				
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																
337S3848	1	ARD, SLBPE, PRQ, 2.66G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ																																																																																																																																
337S3847	1	ARD, SLBPF, PRQ, 2.53G, 35W, C2, 3M, BGA	U1000	CRITICAL	CPU_2_53GHZ																																																																																																																																
337S3846	1	ARD, SLBNA, PRQ, 2.4G, 35W, C2, 4M, BGA	U1000	CRITICAL	CPU_2_4GHZ																																																																																																																																
337S3849	1	IC, PCH, IBEX PEAK-M, SLGZS, PRQ, B3, BGA	U1800	CRITICAL																																																																																																																																	
337S3839	1	IC, GPU, NV GT216 LP++, 969BGA, 40NM, A03	U8000	CRITICAL																																																																																																																																	
343S0493	1	IC, ASIC, BCM5764M, ENET CONTROLLER, 8x8, 64 QFN	U3900	CRITICAL	BCM5764M																																																																																																																																
341S2731	1	IC, 1MBIT, SPI FLASH, K17/K18	U3990	CRITICAL																																																																																																																																	
338S0753	1	IC, FM643-E2, 1394B PHY/OHCI LINK/PCI-E, 12	U4100	CRITICAL																																																																																																																																	
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK																																																																																																																																
341T0233	1	IC, SMC, K18	U4900	CRITICAL	SMC_PROG																																																																																																																																
335S0610	1	IC, FLASH, SPI, 32MBIT, 3.3V, 86MHZ, 8-SOP	U6100	CRITICAL	BOOTROM_BLANK																																																																																																																																
341S2562	1	IC, EFI ROM, DEVELOPMENT, K18	U6100	CRITICAL	BOOTROM_PROG																																																																																																																																
341S2384	1	IR, ENCORE II, CY7C63833-LFXC	U4800	CRITICAL																																																																																																																																	
341S2616	1	IC, PSOC +W/USB, 56PIN, MLF, K18	U5701	CRITICAL	TPAD_PROG																																																																																																																																
336S0025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_5K_BLANK																																																																																																																																
341S2566	1	IC, CPLD, LATTICE, 132CSBGA, K18	U9600	CRITICAL	GMUX_PROG																																																																																																																																
333S0507	4	IC, SGRAM, GDDR3, 16MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_SAMSUNG																																																																																																																																
333S0483	4	IC, SDRAM, GDDR3, 16MX32, 900MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_256_HYNIX																																																																																																																																
333S0533	4	IC, SGRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_SAMSUNG																																																																																																																																
333S0535	4	IC, SDRAM, GDDR3, 32MX32, 1000MHZ, 136 FBGA	U8400, U8450, U8500, U8550	CRITICAL	VRAM_512_HYNIX																																																																																																																																
Development BOM																																																																																																																																					
<table><tr><th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr><tr><td>085-1404</td><td>1</td><td>K18 MLB DEVELOPMENT</td><td>DEVEL</td><td>CRITICAL</td><td>DEVEL_BOM</td></tr></table>			PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	085-1404	1	K18 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM																																																																																																																							
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																																																																																
085-1404	1	K18 MLB DEVELOPMENT	DEVEL	CRITICAL	DEVEL_BOM																																																																																																																																
	8	7	6	5	4	3	2	1																																																																																																																													

SYNC MASTER=K17 REF

SYNC DATE=05/28/2009

PAGE TITLE

BOM Configuration

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>




REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
5 OF 132

SHEET
5 OF 101

USB PORTS



NO_TEST

NC PC1E PF5 D2BN

CPU NO_TESTS

NO TESTS

```
NO_TEST
- TRUE
```

RCOMP	=
1.5	0.5


CLINK CLKNC NO_TESTS

TRUE	NC	F
MAKE	BASE=TRUE	


TRUE NC G

~~— TRUE MAKE BASE=TRUE~~ NC


TRUE PO



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
Power Aliases		<SCH_NUM>	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		8 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		7 OF 101	





SYNC MASTER=K17_REF		SYNC DATE=06/11/2009	
PAGE TITLE			
Signal Aliases			
 Apple Inc.		DRAWING NUMBER	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		9 OF 132	
		SHEET	
		8 OF 101	




CFG0: PCIe Configuration Select 1 = Single PEG 0 = Bifurcation Enabled
CFG3: PCIe Lane Reversal 1 = Normal Operation 0 = Lanes Reversed
CFG4: Display Port Presence 1 = eDP Disabled 0 = Embedded Display Port Enabled

WF: RSVD nets with arrows have offpage marks on CRB schematic.
WF: RSVD nets with red wires have 0-ohm resistors to GND in CRB schematic.







SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU DDR3 Interfaces			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	12 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	11 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE			
CPU Power (1 of 2)			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	13 OF 132
		SHEET	12 OF 101






CPU VCore HF and Bulk Decoupling

4x 470uF 4.5mOhm, 3x 62uF B2, 10x 22uF 0603, 25x 1uF 0402


PLACEMENT_NOTE (C1600-C1624):

Place on bottom side of U1000..





PLACEMENT_NOTE (C1625-C1634):

Place near U1000 on bottom side.



PLACEMENT_NOTE (C1635-C1648):

Place near inductors on bottom side.




VTT (CPU Uncore) DECOUPLING

3x 330uF 6 mOhm, 4x 22uF 0805, 7x 10uF 0603, 24x 1uF 0402


PLACEMENT_NOTE (C1653-C1656):

Place on bottom side of U1000..





PLACEMENT_NOTE (C1657-C1663):

Place on bottom side of U1000..




PLACEMENT_NOTE (C1664-C1687):

Place on bottom side of U1000.



CPU Power On Configuration (POC) Straps

Intel recommends all option straps should be provided in layout



VID[2:0] = Reserved (111)
VID[5:3] = GPU Gain Setting (See below)
VID[6] = Reserved (0)
DPRSLPVR = 1 - IMVP-6.5 compliant controller
PSI# = Reserved (0)

BOM GROUP	IMAX @ 900mV	CPU Gain Setting	BOM OPTIONS	Equivalent Gain
CPUPOC_IMAX_DIS		000	CPUPOC3D, CPUPOC4D, CPUPOC5D	
CPUPOC_IMAX_0_20	20A	001	CPUPOC3D, CPUPOC4D, CPUPOC5U	45
CPUPOC_IMAX_20_30	30A	010	CPUPOC3D, CPUPOC4U, CPUPOC5D	30
CPUPOC_IMAX_30_40	40A	011	CPUPOC3D, CPUPOC4U, CPUPOC5U	22.5
CPUPOC_IMAX_40_50	50A	100	CPUPOC3U, CPUPOC4D, CPUPOC5D	18
CPUPOC_IMAX_50_60	60A	101	CPUPOC3U, CPUPOC4D, CPUPOC5U	15
CPUPOC_IMAX_60_70	70A	110	CPUPOC3U, CPUPOC4U, CPUPOC5D	12.857
CPUPOC_IMAX_70_90	90A	111	CPUPOC3U, CPUPOC4U, CPUPOC5U	10


NOTE: BOM Configurations should not call out CPUPOCnU/D BOMOPTIONS directly.
Instead call out appropriate BOM GROUP defined in tables above.


VTT0_DDR DECOUPLING


3x 1uF 0402

PLACEMENT_NOTE (C1695-C1697):


Place on bottom side of U1000.










SYNC MASTER=K17 REF		SYNC DATE=08/24/2009	
PAGE TITLE		DRAWING NUMBER	
PCH SATA/PCIE/CLK/LPC/SPI		<SCH NUM> D	
 Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		18 OF 132	
		SHEET	
		17 OF 101	









	GPIO27	HDA_SYNC	VccVRM	PLLs
1 (IPU)	0 (IPD)	1.8V	Float	
1 (IPU)	1	1.5V	Float	
0	X	1.05V	1.05V	
Note: 1.5V option consumes more current than 1.8V				
PLLs = VccAClk, VccSATAPLL, VccAPLLEXP & VccFDIPLL				

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

PCH Power

Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE

22 OF 132

SHEET

21 OF 101

Current numbers from Ibox Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.



SYNC_MASTER=K17_REF

SYNC_DATE=06/15/2009

PAGE_TITLE

PCH Grounds

 Apple Inc.

DRAWING_NUMBER<SCH_NUM>

SIZED


REVISION<E4LABEL>

BRANCH<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE23 OF 132

SHEET22 OF 101




GFX (CPU VCCAXG) DECOUPLING

3x 330uF 6 m0hm (2 stuffed), 3x 22uF 0603, 16x 1uF 0402


PLACEMENT_NOTE (C2500-C2506):

Place on bottom side of U1000.



PLACEMENT_NOTE (C2524-C2539):

Place on bottom side of U1000.




VCAP2 (CPU BSC Package) DECOUPLING


5x 1uF 0402

PLACEMENT_NOTE (C2510-C2514):

Place on bottom side of U1000.



Design recommendations from Calpella Small Form Factor Design Guide Rev 1.5 (doc #407364) table 2-34 and Calpella Small Form F actor Schematic Check List Rev 1.1 (doc #395914) table 3.26.




Design recommendations from Calpella Design Guide Rev 1.5 (doc #398905) Section 3.25.3 tables 161 and 162.


Current numbers from Ibex Peak EDS Spec Update rev 0.71, doc #386904 (Table 8-3). Pre-Silicon Mobile Estimates.


SYNC_MASTER=K17_REF		SYNC_DATE=06/15/2009	
PAGE TITLE			
CPU/PCH GFX Decoupling			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	25 OF 132
		SHEET	24 OF 101

Calpella Processor mini XDP




Calpella PCH mini XDP






NOTE: REF/FS pin is input until first CK_PWRGD rising edge.
FS=0 => 133MHz BCLKs, FS=1 => 100MHz BCLKs
All other output frequencies are fixed.


Signal	Frequency
PCH REFCLK	14.31818MHz
Unused 48MHz	
PCH BCLK	133MHz
Unused BCLK	133MHz
PCH DMI/PCIE	100MHz
PCH SATA	100MHz
GPU 27MHz Clocks (Single-Ended)	
PCH USB Clock	96MHz




PCH RTC Crystal




PCH 25MHz Crystal




Caesar II (ENET) 25MHz Crystal




Ethernet WAKE# Isolation




PCH S0 PWRGD




PCH Reset Button



Platform Reset Connections
Unbuffered



SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE		Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	28 OF 132
		SHEET	27 OF 101



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S0_MEM_VTT_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)


SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		SIZE	
DDR3 S0-DIMM Connector A		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		29 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		28 OF 101	

		8		7		6		5		4		3		2		1			
		CPU CHANNEL A DQS 0 -> DIMM A DQS 0		CPU CHANNEL B DQS 0 -> DIMM B DQS 0		CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1		CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2		CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3			
		MEM A DQS N<0>		MEM B DQS N<0>		MEM A DQS N<1>		MEM B DQS N<1>		MEM A DQS N<2>		MEM B DQS N<2>		MEM A DQS N<3>		MEM B DQS N<3>			
		MEM A DQS P<0>		MEM B DQS P<0>		MEM A DQS P<1>		MEM B DQS P<1>		MEM A DQS P<2>		MEM B DQS P<2>		MEM A DQS P<3>		MEM B DQS P<3>			
		MEM A DM<0>		MEM B DM<0>		MEM A DM<1>		MEM B DM<1>		MEM A DM<2>		MEM B DM<2>		MEM A DM<3>		MEM B DM<3>			
		MEM A DQ<7>		MEM B DQ<7>		MEM A DQ<15>		MEM B DQ<15>		MEM A DQ<23>		MEM B DQ<23>		MEM A DQ<31>		MEM B DQ<31>			
		MEM A DQ<6>		MEM B DQ<6>		MEM A DQ<14>		MEM B DQ<14>		MEM A DQ<22>		MEM B DQ<22>		MEM A DQ<30>		MEM B DQ<30>			
		MEM A DQ<5>		MEM B DQ<5>		MEM A DQ<13>		MEM B DQ<13>		MEM A DQ<21>		MEM B DQ<21>		MEM A DQ<29>		MEM B DQ<29>			
		MEM A DQ<4>		MEM B DQ<4>		MEM A DQ<12>		MEM B DQ<12>		MEM A DQ<20>		MEM B DQ<20>		MEM A DQ<28>		MEM B DQ<28>			
		MEM A DQ<3>		MEM B DQ<3>		MEM A DQ<11>		MEM B DQ<11>		MEM A DQ<19>		MEM B DQ<19>		MEM A DQ<27>		MEM B DQ<27>			
		MEM A DQ<2>		MEM B DQ<2>		MEM A DQ<10>		MEM B DQ<10>		MEM A DQ<18>		MEM B DQ<18>		MEM A DQ<26>		MEM B DQ<26>			
		MEM A DQ<1>		MEM B DQ<1>		MEM A DQ<9>		MEM B DQ<9>		MEM A DQ<17>		MEM B DQ<17>		MEM A DQ<25>		MEM B DQ<25>			
		MEM A DQ<0>		MEM B DQ<0>		MEM A DQ<8>		MEM B DQ<8>		MEM A DQ<16>		MEM B DQ<16>		MEM A DQ<24>		MEM B DQ<24>			
		CPU CHANNEL A DQS 1 -> DIMM A DQS 1		CPU CHANNEL B DQS 1 -> DIMM B DQS 1		CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2		CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3		CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4			
		MEM A DQS N<1>		MEM B DQS N<1>		MEM A DQS N<2>		MEM B DQS N<2>		MEM A DQS N<3>		MEM B DQS N<3>		MEM A DQS N<4>		MEM B DQS N<4>			
		MEM A DQS P<1>		MEM B DQS P<1>		MEM A DQS P<2>		MEM B DQS P<2>		MEM A DQS P<3>		MEM B DQS P<3>		MEM A DQS P<4>		MEM B DQS P<4>			
		MEM A DM<1>		MEM B DM<1>		MEM A DM<2>		MEM B DM<2>		MEM A DM<3>		MEM B DM<3>		MEM A DM<4>		MEM B DM<4>			
		MEM A DQ<15>		MEM B DQ<15>		MEM A DQ<23>		MEM B DQ<23>		MEM A DQ<31>		MEM B DQ<31>		MEM A DQ<39>		MEM B DQ<39>			
		MEM A DQ<14>		MEM B DQ<14>		MEM A DQ<22>		MEM B DQ<22>		MEM A DQ<30>		MEM B DQ<30>		MEM A DQ<38>		MEM B DQ<38>			
		MEM A DQ<13>		MEM B DQ<13>		MEM A DQ<21>		MEM B DQ<21>		MEM A DQ<29>		MEM B DQ<29>		MEM A DQ<37>		MEM B DQ<37>			
		MEM A DQ<12>		MEM B DQ<12>		MEM A DQ<20>		MEM B DQ<20>		MEM A DQ<28>		MEM B DQ<28>		MEM A DQ<36>		MEM B DQ<36>			
		MEM A DQ<11>		MEM B DQ<11>		MEM A DQ<19>		MEM B DQ<19>		MEM A DQ<27>		MEM B DQ<27>		MEM A DQ<35>		MEM B DQ<35>			
		MEM A DQ<10>		MEM B DQ<10>		MEM A DQ<18>		MEM B DQ<18>		MEM A DQ<26>		MEM B DQ<26>		MEM A DQ<34>		MEM B DQ<34>			
		MEM A DQ<9>		MEM B DQ<9>		MEM A DQ<17>		MEM B DQ<17>		MEM A DQ<25>		MEM B DQ<25>		MEM A DQ<33>		MEM B DQ<33>			
		MEM A DQ<8>		MEM B DQ<8>		MEM A DQ<16>		MEM B DQ<16>		MEM A DQ<24>		MEM B DQ<24>		MEM A DQ<32>		MEM B DQ<32>			
		CPU CHANNEL A DQS 2 -> DIMM A DQS 2		CPU CHANNEL B DQS 2 -> DIMM B DQS 2		CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3		CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4		CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5			
		MEM A DQS N<2>		MEM B DQS N<2>		MEM A DQS N<3>		MEM B DQS N<3>		MEM A DQS N<4>		MEM B DQS N<4>		MEM A DQS N<5>		MEM B DQS N<5>			
		MEM A DQS P<2>		MEM B DQS P<2>		MEM A DQS P<3>		MEM B DQS P<3>		MEM A DQS P<4>		MEM B DQS P<4>		MEM A DQS P<5>		MEM B DQS P<5>			
		MEM A DM<2>		MEM B DM<2>		MEM A DM<3>		MEM B DM<3>		MEM A DM<4>		MEM B DM<4>		MEM A DM<5>		MEM B DM<5>			
		MEM A DQ<23>		MEM B DQ<23>		MEM A DQ<31>		MEM B DQ<31>		MEM A DQ<39>		MEM B DQ<39>		MEM A DQ<47>		MEM B DQ<47>			
		MEM A DQ<22>		MEM B DQ<22>		MEM A DQ<30>		MEM B DQ<30>		MEM A DQ<38>		MEM B DQ<38>		MEM A DQ<46>		MEM B DQ<46>			
		MEM A DQ<21>		MEM B DQ<21>		MEM A DQ<29>		MEM B DQ<29>		MEM A DQ<37>		MEM B DQ<37>		MEM A DQ<45>		MEM B DQ<45>			
		MEM A DQ<20>		MEM B DQ<20>		MEM A DQ<28>		MEM B DQ<28>		MEM A DQ<36>		MEM B DQ<36>		MEM A DQ<44>		MEM B DQ<44>			
		MEM A DQ<19>		MEM B DQ<19>		MEM A DQ<27>		MEM B DQ<27>		MEM A DQ<35>		MEM B DQ<35>		MEM A DQ<43>		MEM B DQ<43>			
		MEM A DQ<18>		MEM B DQ<18>		MEM A DQ<26>		MEM B DQ<26>		MEM A DQ<34>		MEM B DQ<34>		MEM A DQ<42>		MEM B DQ<42>			
		MEM A DQ<17>		MEM B DQ<17>		MEM A DQ<25>		MEM B DQ<25>		MEM A DQ<33>		MEM B DQ<33>		MEM A DQ<41>		MEM B DQ<41>			
		MEM A DQ<16>		MEM B DQ<16>		MEM A DQ<24>		MEM B DQ<24>		MEM A DQ<32>		MEM B DQ<32>		MEM A DQ<40>		MEM B DQ<40>			
		CPU CHANNEL A DQS 3 -> DIMM A DQS 3		CPU CHANNEL B DQS 3 -> DIMM B DQS 3		CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4		CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5		CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6			
		MEM A DQS N<3>		MEM B DQS N<3>		MEM A DQS N<4>		MEM B DQS N<4>		MEM A DQS N<5>		MEM B DQS N<5>		MEM A DQS N<6>		MEM B DQS N<6>			
		MEM A DQS P<3>		MEM B DQS P<3>		MEM A DQS P<4>		MEM B DQS P<4>		MEM A DQS P<5>		MEM B DQS P<5>		MEM A DQS P<6>		MEM B DQS P<6>			
		MEM A DM<3>		MEM B DM<3>		MEM A DM<4>		MEM B DM<4>		MEM A DM<5>		MEM B DM<5>		MEM A DM<6>		MEM B DM<6>			
		MEM A DQ<31>		MEM B DQ<31>		MEM A DQ<39>		MEM B DQ<39>		MEM A DQ<47>		MEM B DQ<47>		MEM A DQ<55>		MEM B DQ<55>			
		MEM A DQ<30>		MEM B DQ<30>		MEM A DQ<38>		MEM B DQ<38>		MEM A DQ<46>		MEM B DQ<46>		MEM A DQ<54>		MEM B DQ<54>			
		MEM A DQ<29>		MEM B DQ<29>		MEM A DQ<37>		MEM B DQ<37>		MEM A DQ<45>		MEM B DQ<45>		MEM A DQ<53>		MEM B DQ<53>			
		MEM A DQ<28>		MEM B DQ<28>		MEM A DQ<36>		MEM B DQ<36>		MEM A DQ<44>		MEM B DQ<44>		MEM A DQ<52>		MEM B DQ<52>			
		MEM A DQ<27>		MEM B DQ<27>		MEM A DQ<35>		MEM B DQ<35>		MEM A DQ<43>		MEM B DQ<43>		MEM A DQ<51>		MEM B DQ<51>			
		MEM A DQ<26>		MEM B DQ<26>		MEM A DQ<34>		MEM B DQ<34>		MEM A DQ<42>		MEM B DQ<42>		MEM A DQ<50>		MEM B DQ<50>			
		MEM A DQ<25>		MEM B DQ<25>		MEM A DQ<33>		MEM B DQ<33>		MEM A DQ<41>		MEM B DQ<41>		MEM A DQ<49>		MEM B DQ<49>			
		MEM A DQ<24>		MEM B DQ<24>		MEM A DQ<32>		MEM B DQ<32>		MEM A DQ<40>		MEM B DQ<40>		MEM A DQ<48>		MEM B DQ<48>			
		CPU CHANNEL A DQS 4 -> DIMM A DQS 4		CPU CHANNEL B DQS 4 -> DIMM B DQS 4		CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5		CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6		CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7			
		MEM A DQS N<4>		MEM B DQS N<4>		MEM A DQS N<5>		MEM B DQS N<5>		MEM A DQS N<6>		MEM B DQS N<6>		MEM A DQS N<7>		MEM B DQS N<7>			
		MEM A DQS P<4>		MEM B DQS P<4>		MEM A DQS P<5>		MEM B DQS P<5>		MEM A DQS P<6>		MEM B DQS P<6>		MEM A DQS P<7>		MEM B DQS P<7>			
		MEM A DM<4>		MEM B DM<4>		MEM A DM<5>		MEM B DM<5>		MEM A DM<6>		MEM B DM<6>		MEM A DM<7>		MEM B DM<7>			
		MEM A DQ<39>		MEM B DQ<39>		MEM A DQ<47>		MEM B DQ<47>		MEM A DQ<55>		MEM B DQ<55>		MEM A DQ<63>		MEM B DQ<63>			
		MEM A DQ<38>		MEM B DQ<38>		MEM A DQ<46>		MEM B DQ<46>		MEM A DQ<54>		MEM B DQ<54>		MEM A DQ<62>		MEM B DQ<62>			
		MEM A DQ<37>		MEM B DQ<37>		MEM A DQ<45>		MEM B DQ<45>		MEM A DQ<53>		MEM B DQ<53>		MEM A DQ<61>		MEM B DQ<61>			
		MEM A DQ<36>		MEM B DQ<36>		MEM A DQ<44>		MEM B DQ<44>		MEM A DQ<52>		MEM B DQ<52>		MEM A DQ<60>		MEM B DQ<60>			
		MEM A DQ<35>		MEM B DQ<35>		MEM A DQ<43>		MEM B DQ<43>		MEM A DQ<51>		MEM B DQ<51>		MEM A DQ<59>		MEM B DQ<59>			
		MEM A DQ<34>		MEM B DQ<34>		MEM A DQ<42>		MEM B DQ<42>		MEM A DQ<50>		MEM B DQ<50>		MEM A DQ<58>		MEM B DQ<58>			
		MEM A DQ<33>		MEM B DQ<33>		MEM A DQ<41>		MEM B DQ<41>		MEM A DQ<49>		MEM B DQ<49>		MEM A DQ<57>		MEM B DQ<57>			
		MEM A DQ<32>		MEM B DQ<32>		MEM A DQ<40>		MEM B DQ<40>		MEM A DQ<48>		MEM B DQ<48>		MEM A DQ<56>		MEM B DQ<56>			
		CPU CHANNEL A DQS 5 -> DIMM A DQS 5		CPU CHANNEL B DQS 5 -> DIMM B DQS 5		CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6		CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7		CPU CHANNEL A DQS 8 -> DIMM A DQS 8		CPU CHANNEL B DQS 8 -> DIMM B DQS 8			
		MEM A DQS N<5>		MEM B DQS N<5>		MEM A DQS N<6>		MEM B DQS N<6>		MEM A DQS N<7>		MEM B DQS N<7>		MEM A DQS N<8>		MEM B DQS N<8>			
		MEM A DQS P<5>		MEM B DQS P<5>		MEM A DQS P<6>		MEM B DQS P<6>		MEM A DQS P<7>		MEM B DQS P<7>		MEM A DQS P<8>		MEM B DQS P<8>			
		MEM A DM<5>		MEM B DM<5>		MEM A DM<6>		MEM B DM<6>		MEM A DM<7>		MEM B DM<7>		MEM A DM<8>		MEM B DM<8>			
		MEM A DQ<47>		MEM B DQ<47>		MEM A DQ<55>		MEM B DQ<55>		MEM A DQ<63>		MEM B DQ<63>		MEM A DQ<71>		MEM B DQ<71>			
		MEM A DQ<46>		MEM B DQ<46>		MEM A DQ<54>		MEM B DQ<54>		MEM A DQ<62>		MEM B DQ<62>		MEM A DQ<70>		MEM B DQ<70>			
		MEM A DQ<45>		MEM B DQ<45>		MEM A DQ<53>		MEM B DQ<53>		MEM A DQ<61>		MEM B DQ<61>		MEM A DQ<69>		MEM B DQ<69>			
		MEM A DQ<44>		MEM B DQ<44>		MEM A DQ<52>		MEM B DQ<52>		MEM A DQ<60>		MEM B DQ<60>		MEM A DQ<68>		MEM B DQ<68>			
		MEM A DQ<43>		MEM B DQ<43>		MEM A DQ<51>		MEM B DQ<51>		MEM A DQ<59>		MEM B DQ<59>		MEM A DQ<67>		MEM B DQ<67>			
		MEM A DQ<42>		MEM B DQ<42>		MEM A DQ<50>		MEM B DQ<50>		MEM A DQ<67>		MEM B DQ<67>		MEM A DQ<66>		MEM B DQ<66>			
		MEM A DQ<41>		MEM B DQ<41>		MEM A DQ<49>		MEM B DQ<49>		MEM A DQ<66>		MEM B DQ<66>		MEM A DQ<65>		MEM B DQ<65>			
		MEM A DQ<40>		MEM B DQ<40>		MEM A DQ<48>		MEM B DQ<48>		MEM A DQ<65>		MEM B DQ<65>		MEM A DQ<64>		MEM B DQ<64>			
		CPU CHANNEL A DQS 6 -> DIMM A DQS 6		CPU CHANNEL B DQS 6 -> DIMM B DQS 6		CPU CHANNEL A DQS 7 -> DIMM A DQS 7		CPU CHANNEL B DQS 7 -> DIMM B DQS 7		CPU CHANNEL A DQS 8 -> DIMM A DQS 8		CPU CHANNEL B DQS 8 -> DIMM B DQS 8		CPU CHANNEL A DQS 9 -> DIMM A DQS 9		CPU CHANNEL B DQS 9 -> DIMM B DQS 9			
		MEM A DQS N<6>		MEM B DQS N<6>		MEM A DQS N<7>		MEM B DQS N<7>		MEM A DQS N<8>		MEM B DQS N<8>		MEM A DQS N<9>		MEM B DQS N<9>			
		MEM A DQS P<6>		MEM B DQS P<6>		MEM A DQS P<7>		MEM B DQS P<7>		MEM A DQS P<8>		MEM B DQS P<8>		MEM A DQS P<9>		MEM B DQS P<9>			
		MEM A DM<6>		MEM B DM<6>		MEM A DM<7>		MEM B DM<7>		MEM A DM<8>		MEM B DM<8>		MEM A DM<9>		MEM B DM<9>			
		MEM A DQ<55>		MEM B DQ<55>		MEM A DQ<63>		MEM B DQ<63>		MEM A DQ<71>		MEM B DQ<71>		MEM A DQ<79>		MEM B DQ<79>			
		MEM A DQ<54>		MEM B DQ<54>		MEM A DQ<62>		MEM											


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
S3	2	0	0	1	1	1	0	1
to	3	0	0	1	X	1	0	0
S0	4	0	1	1	X	1	0	1
	5	0	1	1	0 (*)	1	1	1
	6	0	1	1	1	1	1	1
	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

PAGE TITLE		SYNC DATE=06/15/2009	
CPU Memory S3 Support		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		32 OF 132	
		SHEET	
		31 OF 101	



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACs_SCL
- =I2C_VREFDACs_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN - Stuffs VREF Margining Circuitry.
VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

FSB/DDR3/FRAMEBUF Vref Margining

Apple Inc.

<SCH_NUM> D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE


33 OF 132

SHEET

32 OF 101



Caesar IV Support



SYNC MASTER=T27 REF		SYNC DATE=08/26/2009	
PAGE TITLE		SecureDigital Card Reader	
Apple Inc.		<SCH_NUM>	SIZE
		<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	35 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	34 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

USB HUB-1

D

C

B


A

D

C

B

A



SEL1	SEL0	DESCRIPTION
0	0	Internal Default with Self powered Operation
0	1	SMBUS Slave Config
1	0	Internal Default with Bus powered Operation
1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U3600, U3700	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U3600, U3700	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U3600, U3700	CRITICAL	USBHUB_2061

BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0, HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM0_1

SYNC MASTER=K18 MLB SYNC DATE=10/07/2009

PAGE TITLE

USB HUB 1

 Apple Inc.

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


PAGE

36 OF 132

SHEET

35 OF 101

USB HUB-2



	SEL1	SEL0	DESCRIPTION
K17/K18 configuration:	0	0	Internal Default with Self powered Operation
	0	1	SMBUS Slave Config
	1	0	Internal Default with Bus powered Operation
	1	1	EEPROM Supported

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM GROUP	BOM OPTIONS
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

SYNC MASTER=K23F

SYNC DATE=10/06/2009

PAGE TITLE

USB HUB 2

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

37 OF 132

SHEET

36 OF 101



BCM57765 SR pins are internal 1.2V switching regulator.
If unused: Okay to float all 4 pins. (Broadcom not so sure now)
If used: VDD/VDDP connect to =PP3V3_ENET_PHY (add bypassing), LX connects to inductor, VFB to =PP1V2_ENET_PHY


PP3V3_ENET
86mA (1000base-T, Caesar II)

PP1V2_ENET
396mA (1000base-T, Caesar II)

PHY Non-Volatile Memory
ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)

PHY Non-Volatile Memory
ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation. (Required ROM size TBD)

CR_BUS_PWR is not for SD Card power, just decoupling for BCM57765 CR I/Os.



BCM57765 All resistors above BOMOPTIONed BCM57765 SD WP


BCM5764M pin-function

60-ENERGY_DET	BCM57765 CR LED	R3980	0	1	2	5%	1/16W	MF-LF	402	ENET ENERGY DET	17	37
13-WAKE*	BCM57765 SR VFB	R3981	0	1	2	5%	1/16W	MF-LF	402	ENET WAKE L (See note)	27	37
53-VMAIN_PRSENT	BCM57765 CR DATA<5>	R3982	1K	1	2	5%	1/16W	MF-LF	402	PP3V3 S0	6	7
59-SMB_CLK	BCM57765 CE L MS INS L	R3983	4.7K	1	2	5%	1/16W	MF-LF	402	PP3V3_ENET	6	7
58-SMB_DATA	BCM57765 VMAIN_PRSENT	R3984	4.7K	1	2	5%	1/16W	MF-LF	402			
54-VAUX_PRSENT	BCM57765 CR DATA<6>	R3985	1K	1	2	5%	1/16W	MF-LF	402			
16-VDDIO	BCM57765 SR LX	R3986	0	1	2	5%	1/16W	MF-LF	402			
20-XTALVDDH	BCM57765 VDD0 PIN20	R3987	0	1	2	5%	1/16W	MF-LF	402			
55-VDDC	BCM57765 CR DATA<7>	R3988	0	1	2	5%	1/16W	MF-LF	402			
17-VDDC	BCM57765 XTALVDDH	R3989	0	1	2	5%	1/16W	MF-LF	402			
14-VDDC	BCM57765 SR VDD	R3990	0	1	2	5%	1/16W	MF-LF	402			
06-VDDC	BCM57765 SMB_CLK	R3999	0	1	2	5%	1/16W	MF-LF	402			

BCM5764M Support

All parts below BOMOPTIONed BCM5764M

BCM57765 CR LED	R3980	0	1	2	5%	1/16W	MF-LF	402	ENET ENERGY DET	17	37
BCM57765 SR VFB	R3981	0	1	2	5%	1/16W	MF-LF	402	ENET WAKE L (See note)	27	37
BCM57765 CR DATA<5>	R3982	1K	1	2	5%	1/16W	MF-LF	402	PP3V3 S0	6	7
BCM57765 CE L MS INS L	R3983	4.7K	1	2	5%	1/16W	MF-LF	402	PP3V3_ENET	6	7
BCM57765 VMAIN_PRSENT	R3984	4.7K	1	2	5%	1/16W	MF-LF	402			
BCM57765 CR DATA<6>	R3985	1K	1	2	5%	1/16W	MF-LF	402			
BCM57765 SR LX	R3986	0	1	2	5%	1/16W	MF-LF	402			
BCM57765 VDD0 PIN20	R3987	0	1	2	5%	1/16W	MF-LF	402			
BCM57765 CR DATA<7>	R3988	0	1	2	5%	1/16W	MF-LF	402			
BCM57765 XTALVDDH	R3989	0	1	2	5%	1/16W	MF-LF	402			
BCM57765 SR VDD	R3990	0	1	2	5%	1/16W	MF-LF	402			
BCM57765 SMB_CLK	R3999	0	1	2	5%	1/16W	MF-LF	402			



SYNC MASTER=T27 REF

SYNC DATE=08/20/2009

Ethernet PHY (Caesar II/IV)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

<SCH_NUM>

<E4LABEL>

<BRANCH>

39 OF 132


37 OF 101

Page Notes

Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



PAGE TITLE		PAGE TITLE	
Ethernet Connector		Ethernet Connector	
Apple Inc.		Apple Inc.	
NOTICE OF PROPRIETARY PROPERTY:		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED		IV ALL RIGHTS RESERVED	
DRAWING NUMBER		DRAWING NUMBER	
<SCH_NUM>		<SCH_NUM>	
REVISION		REVISION	
<E4LABEL>		<E4LABEL>	
BRANCH		BRANCH	
<BRANCH>		<BRANCH>	
PAGE		PAGE	
40 OF 132		40 OF 132	
SHEET		SHEET	
38 OF 101		38 OF 101	

Page Notes

Power aliases required by this page:
- =PPBUS_S5_FWPWRSM (system supply for bus power)
- =PP3V3_FW_LATEVG_ACTIVE
- =PPVP_FW_SUMNODE (power passthru summation node)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:

3.3V FW FET

I(max) = 1.7A (85C)

1.05V FW FET

FireWire Port Power Switch

Late-VG Protection

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
FireWire Port Power		DRAWING NUMBER	SIZE
 Apple Inc.		<SCH_NUM>	D
		REVISION	<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	42 OF 132
		SHEET	40 OF 101

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

- Port "1" Bilingual (1394B)




C



A
A

 SYNC MASTER=K19_MLB SYNC DATE=05/29/2009



NOTE: 3.3V must be S0 if 5V is S3 or S5 to ensure the drive is unpowered in S3/S5.

J4500 connection separated to support debug sense resistor. Alias together if no sense R.

Indicates disc presence

CRITICAL
FL4520
90-OHM-100MA
DLP113
5% 482 1

CRITICAL
FL4525
90-OHM-100MA
DLP113
5% 482 1

PS8511A / PS8515A Straps

PIN	NAME
9	A_PRE (IPD)
8	B_PRE (IPD)
20	A_BST# (IPU)
10	B_BST# (IPU)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0769	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8511
338S0778	1	SATA 3GB/S REDRIVER, LOW POWER	U4510	CRITICAL	RDRV:8515A1

BOM OPTIONS:
- RDRV:8511 stuffs PS8511A & associated parts (STRAPS TBD!!!)
- RDRV:8515A1&RDRV:8515A2 stuffs PS8515A & associated parts
- RDRV:NO stuffs bypass path (neither IC or associated parts stuffed)

SATA Redriver

Redriver Bypass Path

SYNC MASTER=T27 REF

SYNC DATE=10/01/2009

SATA Connectors

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH NUM> D

REVISION
<E4 LABEL>

BRANCH
<BRANCH>

PAGE
45 OF 132

SHEET
42 OF 101

Port Power Switch

Left USB Port A

USB/SMC Debug Mux

Left USB Port B

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
External USB Connectors		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		46 OF 132	
		SHEET	
		43 OF 101	

D




A




NOTE: SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.


SYNCH MASTER=K17_REF		SYNCH DATE=06/15/2009	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRAND# <BRANCH>	
		PAGE 49 OF 132	
		SHEET 45 OF 101	



SMC Reset "Button" / Brownout Detect




SMC AVREF Supply




PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
353S1381	353S1912		ALL	Intersil ISL60002-33

SMC Crystal Circuit




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0350	1	OSC, XTAL, 32.768KHZ, LF, HF	U5010	CRITICAL	SMC_OSC_YES


System (Sleep) LED Circuit



CPU PM_EXTTS_L / MEM_EVENT_L Level Shifting




SMC FSB to 3.3V Level Shifting




SMC G3Hot 32kHz Oscillator

To support timed wake-up events in G3Hot



53 46 45 6	SMC_ONOFF_L	R5070	10K	1	2	5%	1/16W	MF-LF	402
45	G3_POWERON_L	R5072	10K	1	2	5%	1/16W	MF-LF	402
64 53 45	SMC_LID	R5071	100K	1	2	5%	1/16W	MF-LF	402
47 45 43 6	SMC_TX_L	R5073	10K	1	2	5%	1/16W	MF-LF	402
64 45 6	SMC_RX_L	R5074	100K	1	2	5%	1/16W	MF-LF	402
47 45 6	SYS_ONEWIRE_NO_STUFF	R5075	2.0K	1	2	5%	1/16W	MF-LF	402
47 45 6	SMC_TMS	R5077	10K	1	2	5%	1/16W	MF-LF	402
47 45 6	SMC_TDO	R5078	10K	1	2	5%	1/16W	MF-LF	402
47 45 6	SMC_TDI	R5079	10K	1	2	5%	1/16W	MF-LF	402
47 45 6	SMC_TCK	R5080	10K	1	2	5%	1/16W	MF-LF	402
64 45 6	SMC_BIL_BUTTON_L	R5081	10K	1	2	5%	1/16W	MF-LF	402
64 45 6	SMC_BC_ACOK	R5087	470K	1	2	5%	1/16W	MF-LF	402
46 45	SMS_INT_L	R5093	10K	1	2	5%	1/16W	MF-LF	402
45	SMC_P92	R5076	100K	1	2	5%	1/16W	MF-LF	402
45	SMC_PA0	R5091	100K	1	2	5%	1/16W	MF-LF	402
46 45	SMC_EXCARD_OC_L	R5092	100K	1	2	5%	1/16W	MF-LF	402
73 45 18	SMC_ADAPTER_EN	R5085	10K	1	2	5%	1/16W	MF-LF	402
45	SMC_CASE_OPEN	R5086	10K	1	2	5%	1/16W	MF-LF	402
45	SMC_EXCARD_CP	R5088	10K	1	2	5%	1/16W	MF-LF	402
45 18	PM_SLP_S5_L	R5090	100K	1	2	5%	1/16W	MF-LF	402
73 72 45 43 31 18	PM_SLP_S4_L	R5094	100K	1	2	5%	1/16W	MF-LF	402

Debug Power "Buttons"



SYNC MASTER=K18_SENSORS

SYNC DATE=06/29/2009

Apple Inc.

Apple logo

SMC Support

<SCH_NUM> D

<E4LABEL>

<BRANCH>

50 OF 132

46 OF 101

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
10250858	1	RES, 0.010 OHM, 1%, 1/2W, 1206	R5388	CRITICAL	

EDP for PPVIN_S5_CPU_IMVP_ISNS_R = 5.867 amps for K18.



U5303 only senses current up to 6.6A

DCIN Current Sense Filter



SYNC MASTER=K18 SENSORS

SYNC DATE=06/29/2009

Current & Voltage Sensing

Apple Inc.

<SCH_NUM> D

<E4LABEL>

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE 53 OF 132

SHEET 49 OF 101

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





C



B


A






IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
PSOC	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W


KEYBOARD CONNECTOR




ISOLATION CIRCUIT



SMC_MANUAL_RESET LOGIC



TPAD BUTTONS DISABLE



SYNC MASTER=K19 MLB

SYNC DATE=05/29/2009

WELLSPRING 1

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE

57 OF 132


SHEET

53 OF 101






Desired orientation when placed on board top-side:




Circle indicates pin 1 location when placed in correct orientation

Desired orientation when placed on board top-side:





Circle indicates pin 1 location when placed in correct orientation

SYNC MASTER=K19 MLB		SYNC DATE=05/29/2009	
PAGE TITLE			
Sudden Motion Sensor (SMS)			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	59 OF 132
		SHEET	55 OF 101



SYNC MASTER=K18 SENSORS		SYNC DATE=07/07/2009	
PAGE TITLE		DRAWING NUMBER	
DEBUG SENSORS AND ADC		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		60 OF 132	
		SHEET	
		56 OF 101	





NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

SYNC MASTER=K18 AUDIO		SYNC DATE=09/21/2009	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 62 OF 132	
		SHEET 58 OF 101	

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 18K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.14 VRMS

CRITICAL
C6301
3.3UF
1 2
10V
CERAM-XSR
885-1

AUD LI L DIV

AUD LI L

AUD LI P L

AUD LI GND

GND AUDIO CODEC

AUD LI REF

AUD LI R DIV

AUD LI R

AUD LI P R

R6301
1 2
1%
1/16W
ME-LF
402

R6302
1 2
21.5K
1%
1/16W
ME-LF
402

R6300
1 2
10
1%
1/16W
ME-LF
402

R6312
1 2
21.5K
1%
1/16W
ME-LF
402

R6311
1 2
1%
1/16W
ME-LF
402

C6302
1 2
3.3UF
10V
CERAM-XSR
885-1

C6312
1 2
3.3UF
10V
CERAM-XSR
885-1

C6311
1 2
3.3UF
10V
CERAM-XSR
885-1

62 58 63 58 62 58

MIN LINE WIDTH=.1MM
MIN NECK WIDTH=.1MM

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

SYNC MASTER=K18 AUDIO SYNC DATE=07/29/2009

AUDIO: LINE INPUT FILTER

Apple Inc.

<SCH_NUM> D

<E4LABEL>

<BRANCH>


63 OF 132


59 OF 101


LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 18K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.14 VRMS



The schematic diagram illustrates a Line Input Voltage Divider circuit. It features three input channels: Left (L), Ground (GND), and Right (R). Each channel consists of a resistor divider network connected to a central bus. The resistors are labeled R6301, R6302, R6300, R6312, and R6311. The output of each channel is connected to a capacitor, labeled C6301, C6302, and C6312 respectively. The capacitors are specified as 3.3UF, 10%, XSR, 885-1. The ground connection is labeled GND AUDIO CODEC. The output signals are labeled AUD LI L, AUD LI REF, and AUD LI P R.

[illegible]







AUDIO JACK 1 LO/HP JACK, SPDIF TX



MIC CONNECTOR




SPEAKER CONNECTOR



AUDIO JACK 2 LINE IN JACK, SPDIF RX

SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE		AUDIO: JACKS	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	67 OF 132
		SHEET	62 OF 101



CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS



FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13,B,RIGHT)	MIC_BIAS (80%)	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES


FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3

PORT A DETECT (HEADPHONES) PORT B DETECT (SPDIF DELEGATE)

EXTRACTION NOTIFICATION




PORT C DETECT (LINE-IN)




SYNC MASTER=K18 AUDIO		SYNC DATE=07/29/2009	
PAGE TITLE			
AUDIO: JACK TRANSLATORS			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	68 OF 132
		SHEET	63 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

BIL CONNECTOR





3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator




SYNC MASTER=K18 POWER		SYNC DATE=06/30/2009	
PAGE TITLE		DC-In & Battery Connectors	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	69 OF 132
		SHEET	64 OF 101






SYNC MASTER=K18 POWER		SYNC DATE=07/13/2009	
PAGE TITLE		5V / 3.3V Power Supply	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	72 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	66 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



C7360, C7361 close to memory

$$V_{out} = 0.75V * (1 + R_a / R_b)$$

SYNC MASTER=K18 POWER		SYNC DATE=07/14/2009	
PAGE TITLE			
1.5V DDR3 Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 132
		SHEET	67 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




Loadline = $DCR * K * 5.95 / (R7403 * 2\mu A/mV)$
Loadline = 1.83 mohm

$VIMON = I_o * DCR * 2\mu A/mV * R7450$
50 A = 1.00 V

$K = (R7417 || (R7418 + R7419)) / (R7417 || (R7418 + R7419) + R7416) = 0.66$

SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE			
CPU IMVP VCore Regulator			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	68 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

GFX IMVP VCore




$I_{mon} = I_o \times R7540 \times 2\mu A/mV \times R7515$

$I_{mon} = I_o \times 45.2mV/A$

$22A \Rightarrow 1V$


SYNC MASTER=K18 POWER		SYNC DATE=07/08/2009	
PAGE TITLE		GFX IMVP VCore Regulator	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	75 OF 132
		SHEET	69 OF 101

PREV. SP. 86 82 69 67 66 65 49 40 7 6 PPBUS_G3H




A	
SYNC MASTER=K18 POWER SYNC DATE=07/14/2009	
PAGE TITLE CPUVTT (1.05V) Power Supply	
 Apple Inc.	DRAWING NUMBER <SCH_NUM>
	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 76 OF 132
	SHEET 70 OF 101

1.2V S3 Regulator




1.05V S5 LDO


Ibex Peak-M requires JTAG pull-ups to be powered at 1.05V in S5. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.



1.8V S0 Regulator



SYNC MASTER=K18 POWER		SYNC DATE=06/29/2009	
PAGE TITLE		Misc Power Supplies	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	77 OF 132
		SHEET	71 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SYNC MASTER=K18 POWER		SYNC DATE=06/10/2009		
PAGE TITLE				
Power FETS				
 Apple Inc.	DRAWING NUMBER		SIZE	
	<SCH_NUM>		D	
	REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
BRANCH		<BRANCH>		
PAGE		78 OF 132		
SHEET		72 OF 101		

State	SMC_PM_G2_ENABLE	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1
Sleep (S3)	1	1	0
Soft-Off (S5)	1	0	0
Battery Off (G3Hot)	0	0	0

D

C

B


A


D

C

B

A






Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE		NV GT216 PCI-E	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	80 OF 132
		SHEET	74 OF 101

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



Page Notes

Power aliases required by this page:


- #PP1V2_GPU_FBPLLAVDD
- #PP1V8_GPU_FBI0

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



SYNC MASTER=K17 REF SYNC DATE=06/15/2009

PAGE TITLE	NV GT216 FRAME BUFFER I/F
------------	---------------------------



Apple Inc.

DRAWING NUMBER	SIZE
<SCH_NUM>	D

REVISION	<E4LABEL>
----------	-----------

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

BRANCH
<BRANCH>

PAGE 82 OF 132

SHEET
76 OF 101

1



Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VREFA

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

GDDR3 Frame Buffer A (Top)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


<SCH_NUM>

<E4LABEL>

<BRANCH>

84 OF 132

77 OF 101



Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VREF_B

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

VRAM4

SYNC MASTER=K17 REF

SYNC DATE=06/15/2009

PAGE TITLE

GDDR3 Frame Buffer B (Top)

Apple Inc.

<SCH_NUM> D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

III NOT TO REPRODUCE OR COPY IT

IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

85 OF 132

SHEET

78 OF 101



Page Notes

Power aliases required by this page:


- =PP3V3_GPU_VDDQ3
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:


(NONE)

BOM options provided by this page:

(NONE)



GPU VCore Regulator



GPU VCore Setpoints

VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

K18 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P75V	GPUVID4_1, GPUVID3_0, GPUVID2_1, GPUVID1_0, GPUVID0_1
GPUVID_0P82V	GPUVID4_1, GPUVID3_0, GPUVID2_0, GPUVID1_1, GPUVID0_0
GPUVID_0P90V	GPUVID4_0, GPUVID3_1, GPUVID2_1, GPUVID1_1, GPUVID0_1

SYNC MASTER=K18 POWER

SYNC DATE=07/14/2009

GPU (GT216) CORE SUPPLY

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>


PAGE
89 OF 132

SHEET
82 OF 101




LVDS Transmitter Termination


All emulated LVDS outputs require this termination



DisplayPort Mux



LVDS DDC MUX



PAGE TITLE		SYNC DATE=06/15/2009	
Muxed Graphics Support		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		93 OF 132	
		SHEET	
		84 OF 101	

Port Power Switch

D

C

B


A

D


C

B

A







SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE		DisplayPort Connector	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	94 OF 132
		SHEET	85 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S0336	1	RES, 1/16W, 16.9K, 1%, 0402, LF	R9588		FB1V35
114S0357	1	RES, 1/16W, 27.4K, 1%, 0402, LF	R9589		FB1V35

FB VDD	
FBVDD_ALTV0	Regulator Output
0	1.35 / 1.55 V
1	1.80 V


SYNC MASTER=K18 POWER		SYNC DATE=06/26/2009	
PAGE TITLE			
1V8 / 1V55 FB Power Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	95 OF 132
		SHEET	86 OF 101
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





SYNC MASTER=K17 REF		SYNC DATE=06/15/2009	
PAGE TITLE		DRAWING NUMBER	
Graphics MUX (GMUX)		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		96 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		87 OF 101	



*L9701, D9701, C9796, C9797, C9799, C9712 AND C9713 SHOULD ALL BE PLACED NEAR EACHOTHER.
*PPVOUT_S0_LCDBKLT_PWR_SW SHOULD BE KEPT AS SHORT AS POSSIBLE.
* LVDS_IG_BKL_PWM SHOULD BE AWAY FROM BOOST CIRCUIT







Blank Page, was 1.2V/1.8V in K19

SYNC MASTER=K18 POWER		SYNC DATE=06/10/2009	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	99 OF 132
		SHEET	90 OF 101

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?

Most CPU signals with impedance requirements are 50-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.1 and Table 4-184.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI S2N P<3:0>	9 18
DMI_S2N	PCIE_85D	PCIE	DMI S2N N<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S P<3:0>	9 18
DMI_N2S	PCIE_85D	PCIE	DMI N2S N<3:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA P<7:0>	9 18
FDI_DATA	PCIE_85D	PCIE	FDI DATA N<7:0>	9 18
	CPU_50S	CPU_AGTL	FDI FSYNC<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI LSYNC<1..0>	9 18
	CPU_50S	CPU_AGTL	FDI INT	9 18
CPU_PECT	CPU_50S	PCIE	CPU PECT	10 20
FSB_CPURST_L	CPU_50S	CPU_AGTL	FSB CPURST L	10 25
PM_SYNC	CPU_50S	CPU_AGTL	PM SYNC	10 18
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM MEM PWRGD	10 18 31
CPU_VTT_S0_PG00D	CPU_50S	CPU_AGTL	CPUVTTIS0_PG00D	10 70
XDP_XPU_PWRGOOD	CPU_50S	CPU_ITP	XDP CPUPWRGD	10 25
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP DBRESET L	10 25 27
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP PRDY L	10 25
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP PREQ L	10 25
	CPU_50S	CPU_AGTL	PM EXT TS L<0>	10 46
	CPU_50S	CPU_AGTL	PM EXT TS L<1>	10 46
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP0	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP1	10
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU SM RCOMP2	10
CPU_CFG	CPU_50S	CPU_ITP	CPU CFG<17..0>	8 9 25
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU CATERR L	10
	CPU_50S	CPU_AGTL	TP CPU VTT SELECT	8 12
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU PROCHOT L	10 46 68
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU PWRGD	10 20 25
PM_THRMTRIP_L	CPU_50S	CPU_8MTL	PM THRMTRIP L	10 20 46
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M CPU_P	10 20
FSB_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M CPU_N	10 20
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M ITP_P	10 25
FSB_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	FSB CLK133M ITP_N	10 25
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M CPU_P	10 17
PCIE_CLK100M_CPU	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M CPU_N	10 17
	CPU_55S	CPU_8MTL	CPU PSI_L	12 15 68
PM DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	12 15 68
	CPU_27P4S	CPU_COMP	CPU PEG COMP	9
	CPU_27P4S	CPU_COMP	CPU PEG RBIAS	9
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP3	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP2	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP1	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU COMP0	10
XDP_TDI	CPU_50S	CPU_ITP	XDP TDI	25
XDP_TDO	CPU_50S	CPU_ITP	XDP TDO	25
XDP_TMS	CPU_50S	CPU_ITP	XDP TMS	10 25
XDP_TCK	CPU_50S	CPU_ITP	XDP TCK	10 25
XDP_TRST_L	CPU_50S	CPU_ITP	XDP TRST L	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<6..0>	10 25
XDP_BPM_L	CPU_50S	CPU_ITP	XDP BPM L<7>	10 25
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP CPURST L	25
	CPU_55S	CPU_8MTL	CPU VID<6..0>	8 12 15
	CPU_50S	CPU_AGTL	CPUI MVP IMON	12 50 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_P	12 68
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VCCSENSE_N	12 68
CPU_VCCSENSEF	CPU_27P4S	CPU_VCCSENSEF	CPU VTTSENSE_P	12 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU VTTSENSE_N	12 70
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE_P	13 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	GFX VSENSE_N	13 69
PM DPRSLPVR	CPU_50S	CPU_AGTL	GFX VID<6..0>	8 13
	CPU_50S	CPU_AGTL	GFX DPRSLPVR	13 69
	CPU_50S	CPU_AGTL	GFX VR_EN	13 69
	CPU_50S	CPU_AGTL	GFXIMVP IMON	13 69
	PCIE_85D	PCIE	PEG R2D P<15..0>	74
	PCIE_85D	PCIE	PEG R2D N<15..0>	74
PEG_R2D	PCIE_85D	PCIE	PEG R2D_C P<15..0>	8 9 74
	PCIE_85D	PCIE	PEG R2D_C N<15..0>	8 74
PEG_D2R	PCIE_85D	PCIE	PEG D2R P<15..0>	8 9 74
	PCIE_85D	PCIE	PEG D2R N<15..0>	8 74
	PCIE_85D	PCIE	PEG D2R_C P<15..0>	74
	PCIE_85D	PCIE	PEG D2R_C N<15..0>	74

87654321

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
100 OF 132

SHEET
91 OF 101

87654321

CPU Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
100 OF 132

SHEET
91 OF 101

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 5 mils. Pairs should be within 100 mils of clock length. DisplayPort/TMDS intra-pair matching should be 5 ps. Inter-pair matching should be within 150 ps. DisplayPort AUX CH intra-pair matching should be 5 ps. No relationship to other signals. Max length of LVDS/DisplayPort/TMDS traces: 12 inches.
SOURCE: MCP79 Interface DG (DG-03328-001 v0D), Sections 2.5.3 & 2.5.4.

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA	*	=4X_DIELECTRIC	?
SATA_ICOMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.7.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	DP_MI	DP_85D	DISPLAYPORT	DP IG ML P<3..0>	8 84
	DP_MI	DP_85D	DISPLAYPORT	DP IG ML N<3..0>	8 84
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX CH P	8 18 84
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX_CH N	8 18 84
	LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A CLK P	18 87
	LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A CLK N	18 87
	LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A DATA P<2..0>	18 87
	LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A DATA N<2..0>	18 87
	LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A DATAP<3>	8 18
	LVDS_IG_A_DATA3	LVDS_85D	LVDS	NC LVDS IG A DATAN<3>	8 18
	LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B CLKP	6 8 18
	LVDS_IG_B_CLK	LVDS_85D	LVDS	TP LVDS IG B CLKN	6 8 18
	LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B DATA P<2..0>	18 87
	LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B DATA N<2..0>	18 87
	LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B DATAP<3>	8 18
	LVDS_IG_B_DATA3	LVDS_85D	LVDS	NC LVDS IG B DATAN<3>	8 18
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C P	17 42
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D C N	17 42
		SATA_90D	SATA	SATA HDD R2D P	6 42
		SATA_90D	SATA	SATA HDD R2D N	6 42
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R P	17 42
		SATA_90D	SATA	SATA HDD D2R N	17 42
		SATA_90D	SATA	SATA HDD D2R C P	6 42
		SATA_90D	SATA	SATA HDD D2R C N	6 42
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	17 42
		SATA_90D	SATA	SATA ODD R2D C N	17 42
		SATA_90D	SATA	SATA ODD R2D P	6 42
		SATA_90D	SATA	SATA ODD R2D N	6 42
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R P	17 42
		SATA_90D	SATA	SATA ODD D2R N	17 42
		SATA_90D	SATA	SATA ODD D2R C P	6 42
		SATA_90D	SATA	SATA ODD D2R C N	6 42
	SATA_HDD_R2D	SATA_90D	SATA	SATA HDD R2D RDRV IN P	42
		SATA_90D	SATA	SATA HDD R2D RDRV IN N	42
		SATA_90D	SATA	SATA HDD R2D RDRV OUT P	42
		SATA_90D	SATA	SATA HDD R2D RDRV OUT N	42
	SATA_HDD_D2R	SATA_90D	SATA	SATA HDD D2R RDRV IN P	42
		SATA_90D	SATA	SATA HDD D2R RDRV IN N	42
		SATA_90D	SATA	SATA HDD D2R RDRV OUT P	42
		SATA_90D	SATA	SATA HDD D2R RDRV OUT N	42
	PCH_SATA_ICOMP		SATA_ICOMP	PCH SATAICOMP	17
	USB_HUB1_UP	USB_85D	USB	USB HUB1 UP P	19 35
		USB_85D	USB	USB HUB1 UP N	19 35
	USB_HUB2_UP	USB_85D	USB	USB HUB2 UP P	19 36
		USB_85D	USB	USB HUB2 UP N	19 36
	USB_EXT_A	USB_85D	USB	USB EXT_A P	36 43
		USB_85D	USB	USB EXT_A N	36 43
	USB_EXTB	USB_85D	USB	USB EXT_B P	35 43
		USB_85D	USB	USB EXT_B N	35 43
	USB_EXTC	USB_85D	USB	USB EXT_C P	8 35
		USB_85D	USB	USB EXT_C N	8 35
	USB_EXTD	USB_85D	USB	USB EXT_D P	
		USB_85D	USB	USB EXT_D N	
	USB_MINI	USB_85D	USB	USB MINI P	
		USB_85D	USB	USB MINI N	
	USB_WM	USB_85D	USB	USB WM P	
		USB_85D	USB	USB WM N	
	USB_CAMERA	USB_85D	USB	USB CAMERA CONN P	6 33
		USB_85D	USB	USB CAMERA CONN N	6 33
	USB_BT	USB_85D	USB	USB BT P	33 36
		USB_85D	USB	USB BT N	33 36
	USB_TPAD	USB_85D	USB	USB TPAD P	36 53
		USB_85D	USB	USB TPAD N	36 53
	USB_IR	USB_85D	USB	USB IR P	35 44
		USB_85D	USB	USB IR N	35 44
	USB_SD CARD	USB_85D	USB	USB SD CARD P	8 34 36
		USB_85D	USB	USB SD CARD N	8 34 36
	USB_BRCRYPT	USB_85D	USB	USB BRCRYPT P	19 101
		USB_85D	USB	USB BRCRYPT N	19 101
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH USB RBIAS	19
		CLK_PCTF_90D	CLK_PCTF	PCIE_CLK100M_PCH_P	17 26
	PCH_CLK100M_PCH	CLK_PCTF_90D	CLK_PCTF	PCIE_CLK100M_PCH_N	17 26
		CLK_PCTF_90D	CLK_PCTF	FSB_CLK133M_PCH_P	17 26
		CLK_PCTF_90D	CLK_PCTF	FSB_CLK133M_PCH_N	17 26
		CLK_PCTF_90D	CLK_PCTF	PCH_CLK96M_DOT_P	17 26
		CLK_PCTF_90D	CLK_PCTF	PCH_CLK96M_DOT_N	17 26
	PCH_CLK100M_SATA	CLK_PCTF_90D	CLK_PCTF	PCH_CLK100M_SATA_P	17 26
	PCH_CLK100M_SATA	CLK_PCTF_90D	CLK_PCTF	PCH_CLK100M_SATA_N	17 26
		CPU_56S	CLK_PCTF	PCH_CLK14P3M_REFCLK	17 26
		CPU_56S	CLK_PCTF	PCH_CLK33M_PCIIN	17 27
	GFX_CLK_DPLLSS	CLK_PCTF_90D	CLK_PCTF	GFX_CLK120M_DPLLSS_P	10 17
	GFX_CLK_DPLLSS	CLK_PCTF_90D	CLK_PCTF	GFX_CLK120M_DPLLSS_N	10 17

SYNC_MASTER=K17 REF		SYNC_DATE=06/15/2008	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		102 OF 132	
SHEET		93 OF 101	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for IbeX Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPT_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
	PHYSICAL	SPACING		
LPC_AD	LPC_50S	LPC	LPC_AD<3..0>	6 17 45 47 87
LPC_FRAME_L	LPC_50S	LPC	LPC_FRAME_L	6 17 45 47 87
LPC_RESET_L	LPC_50S	LPC	LPCPLUS RESET_L	6 27 47 87
MCP_LPC_CLK0	CLK LPC_50S	CLK LPC	LPC CLK33M SMC_R	19 27
	CLK LPC_50S	CLK LPC	LPC CLK33M SMC	27 45
	CLK LPC_50S	CLK LPC	LPC CLK33M LPCPLUS	6 27 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS_PCH_CLK	17 25 26 28 39 32 42 47 48 63
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS_PCH_DATA	17 25 26 28 39 32 42 47 48 63
SMBUS_PCH_0_CLK	SMB_50S	SMB	SML_PCH_0_CLK	17 48
SMBUS_PCH_0_DATA	SMB_50S	SMB	SML_PCH_0_DATA	17 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SML_PCH_1_CLK	17 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SML_PCH_1_DATA	17 48
HDA_BIT_CLK	HDA_50S	HDA	HDA_BIT_CLK	17 58
	HDA_50S	HDA	HDA_BIT_CLK_R	17
HDA_SYNC	HDA_50S	HDA	HDA_SYNC	17 58
	HDA_50S	HDA	HDA_SYNC_R	17
HDA_RST_L	HDA_50S	HDA	HDA_RST_R_L	17
	HDA_50S	HDA	HDA_RST_L	17 58
HDA_SDTN0	HDA_50S	HDA	HDA_SDTN0	17 58
	HDA_50S	HDA	AUD_SDI_R	58
HDA_SDOUT	HDA_50S	HDA	HDA_SDOUT	17 58
	HDA_50S	HDA	HDA_SDOUT_R	17
PM_SUS_CLK	CLK_SLOW_55S	CLK_SLOW	PM_CLK32K_SUSCLK	18 46
SPT_CLK	SPT_55S	SPT	SPT_CLK_R	17 47
	SPT_55S	SPT	SPT_CLK	47
SPT_MOST	SPT_55S	SPT	SPT_MOST_R	17 47
	SPT_55S	SPT	SPT_MOST	47
SPT_MISO	SPT_55S	SPT	SPT_MISO	17 47
SPT_CS0	SPT_55S	SPT	SPT_CS0_R_L	17 47
	SPT_55S	SPT	SPT_CS0_L	47
	PCIE_85D	PCIE	PCIE_ENET_R2D_P	37
	PCIE_85D	PCIE	PCIE_ENET_R2D_N	37
PCIE_ENET_R2D	PCIE_85D	PCIE	PCIE_ENET_R2D_C_P	17 37
	PCIE_85D	PCIE	PCIE_ENET_R2D_C_N	17 37
PCIE_ENET_D2R	PCIE_85D	PCIE	PCIE_ENET_D2R_P	17 37
	PCIE_85D	PCIE	PCIE_ENET_D2R_N	17 37
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_P	37
	PCIE_85D	PCIE	PCIE_ENET_D2R_C_N	37
	PCIE_85D	PCIE	PCIE_AP_R2D_P	6 33
	PCIE_85D	PCIE	PCIE_AP_R2D_N	6 33
PCIE_AP_R2D	PCIE_85D	PCIE	PCIE_AP_R2D_C_P	17 33
	PCIE_85D	PCIE	PCIE_AP_R2D_C_N	17 33
PCIE_AP_D2R	PCIE_85D	PCIE	PCIE_AP_D2R_P	6 17 33
	PCIE_85D	PCIE	PCIE_AP_D2R_N	6 17 33
	PCIE_85D	PCIE	PCIE_FW_R2D_P	39
	PCIE_85D	PCIE	PCIE_FW_R2D_N	39
PCIE_FW_R2D	PCIE_85D	PCIE	PCIE_FW_R2D_C_P	17 39
	PCIE_85D	PCIE	PCIE_FW_R2D_C_N	17 39
PCIE_FW_D2R	PCIE_85D	PCIE	PCIE_FW_D2R_P	17 39
	PCIE_85D	PCIE	PCIE_FW_D2R_N	17 39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_P	39
	PCIE_85D	PCIE	PCIE_FW_D2R_C_N	39
PCIE_AP_D2R	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_D2R_N	
PCIE_AP_R2D	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_P	
	PCIE_85D	PCIE	CONN_PCIE_AP_R2D_N	
MCP_PE0_REECLK	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_P	17 74
	CLK_PCIE_90D	CLK_PCIE	PEG_CLK100M_N	17 74
PCIE_CLK100M_ENET	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_P	17 37
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_ENET_N	17 37
MCP_PE1_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_P	17 33
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_AP_N	17 33
MCP_PE2_REECLK	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_P	17 39
	CLK_PCIE_90D	CLK_PCIE	PCIE_CLK100M_FW_N	17 39
MCP_PE3_REECLK	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_P	6 17
	CLK_PCIE_90D	CLK_PCIE	NC_PCIE_CLK100M_EXCARD_N	6 17
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<1>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<2>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<5>	6 20
CPUI_27P4S	CPUI_COMP		TP_PCH_VSS_NCTF<7>	20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<9>	6 20 94
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<9>	6 20 94
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<11>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<12>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<15>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<17>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<19>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<21>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<22>	20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<25>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<27>	6 20
CPUI_27P4S	CPUI_COMP		PCH_VSS_NCTF<29>	6 20

SYNC_MASTER=K17 REF		SYNC_DATE=06/15/2008	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REDUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED.		BRANCH <BRANCH>	
		PAGE 103 OF 132	
		SHEET 94 OF 101	



8

7

6

5

4

3

2


1



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER	SIZE
<SCH_NUM>	D
REVISION	
<E4LABEL>	
BRANCH	
<BRANCH>	
PAGE	
104 OF 132	
SHEET	
95 OF 101	



D

CB

A

$$\begin{array}{r} 3 \text{ A} \\ 3 \text{ A} \\ \hline \end{array}$$
4

4

4

D

C

B

A

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I101_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_85D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K18 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		ENET 180D	ENETCONN	ENETCONN P<3...0>	38
		ENET 180D	ENETCONN	ENETCONN N<3...0>	38
		SATA 98D	SATA	SATA_ODD_R2D_UF_P	42
		SATA 98D	SATA	SATA_ODD_R2D_UF_N	42
		SATA 98D	SATA	SATA_ODD_D2R_UF_P	42
		SATA 98D	SATA	SATA_ODD_D2R_UF_N	42
		SATA 98D	SATA	SATA_HDD_D2R_UF_P	42
		SATA 98D	SATA	SATA_HDD_D2R_UF_N	42
		SATA 98D	SATA	SATA_HDD_R2D_UF_P	42
		SATA 98D	SATA	SATA_HDD_R2D_UF_N	42
	SENSE_DIFPAIR	THERM 1701 55S	THERM	CPUTHMSNS D2 P	51
	SENSE_DIFPAIR	THERM 1701 55S	THERM	CPUTHMSNS D2 N	51
H287	SENSE_DIFPAIR	THERM 1701 55S	THERM	CPU_THERMD_P	9 51
H288	SENSE_DIFPAIR	THERM 1701 55S	THERM	CPU_THERMD_N	9 51
	SENSE_DIFPAIR	THERM 1701 55S	THERM	GPUTHMSNS D_P	51
	SENSE_DIFPAIR	THERM 1701 55S	THERM	GPUTHMSNS D_N	51
	SENSE_DIFPAIR	THERM 1701 55S	THERM	GPU_TDIODE_P	51 79 88
	SENSE_DIFPAIR	THERM 1701 55S	THERM	GPU_TDIODE_N	51 79 88
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	CPUVTTISNS R_N	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	CPUVTTISNS R_P	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	CPUVTT50 CS_N	50 78
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	CPUVTT50 CS_P	50 78
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	DDRISNS R_N	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	DDRISNS R_P	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GFXIMVP CS_N	69
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GFXIMVP CS_P	69
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GFXIMVP CS_R_N	58 69
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GFXIMVP CS_R_P	58 69
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GFX_ISNS R_N	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GFX_ISNS R_P	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GPUISENS N	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	GPUISENS P	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_1V5_S3_N	50 67
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_1V5_S3_P	50 67
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_AIRPORT_N	99
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_AIRPORT_N	99
H241	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_AIRPORT_P	99
H242	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_AIRPORT_P	99
H243	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_AIRPORT_R_N	56
H244	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_AIRPORT_R_P	56
H245	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_CPU_N	49
H246	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_CPU_P	49
H247	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_HDD_N	56
H248	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_HDD_P	56
H249	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_HDD_R_N	56
H250	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_HDD_R_P	56
H251	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_LCDBKLT_N	56
H252	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_LCDBKLT_P	56
H253	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_ODD_N	56
H254	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_ODD_P	56
H255	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_ODD_R_N	56
H256	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_ODD_R_P	56
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_P1V8GPU_N	50
	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_P1V8GPU_P	50
H257	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_P1V8GPU_R_N	50
H258	SENSE_DIFPAIR	SENSE 1701 55S	SENSE	ISNS_P1V8GPU_R_P	50

K18 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
PCIE CLK100M AP	CLK_PCIE 90D	CLK_PCIE	PCIE CLK100M AP CONN P 6 33
	CLK_PCIE 90D	CLK_PCIE	PCIE CLK100M AP CONN N 6 33
	1T01_DIEFPAIR		CHGR CSI R P 65
	1T01_DIEFPAIR		CHGR CSI R N 65
	1T01_DIEFPAIR		CHGR CS0 R P 49 65
	1T01_DIEFPAIR		CHGR CS0 R N 49 65
(USB_EXT_A)	USB_B5D	USB	USB2_EXT_A MUXED P 43
(USB_EXT_A)	USB_B5D	USB	USB2_EXT_A MUXED N 43
(USB_EXT_A)	USB_B5D	USB	USB2_LT1 P 6 43
(USB_EXT_A)	USB_B5D	USB	USB2_LT1 N 6 43
	USB_B5D	USB	CONN_USB2_BT_P 6 33
	USB_B5D	USB	CONN_USB2_BT_N 6 33
	USB_B5D	USB	USB_LT2_P 6 43
	USB_B5D	USB	USB_LT2_N 6 43
	DP_B5D	DISPLAYPORT	DP_IG_AUX_CH_C_P 64
	DP_B5D	DISPLAYPORT	DP_IG_AUX_CH_C_N 64
SPK_OUT	DIEFPAIR	AUDIO	SPKRCONN_L_OUT_P 6 61 62
	DIEFPAIR	AUDIO	SPKRCONN_L_OUT_N 6 61 62
SPK_OUT	DIEFPAIR	AUDIO	SPKRCONN_R_OUT_P 6 61 62
	DIEFPAIR	AUDIO	SPKRCONN_R_OUT_N 6 61 62
SPK_OUT	DIEFPAIR	AUDIO	SPKRCONN_S_OUT_P 6 61 62
	DIEFPAIR	AUDIO	SPKRCONN_S_OUT_N 6 61 62
	USB_B5D	USB	USB_TPAD_R_P 63
	USB_B5D	USB	USB_TPAD_R_N 63
		SR_POWER	PP3V3_S5 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
		SR_POWER	PP3V3_S0 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
		SR_POWER	PP1V5_S3RS0 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
		GND	GND 5 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35

K18 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM	NO_TYPE, BGA	MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM			
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_OHM_SE	TOP,BOTTOM	Y	0.185 MM	0.095 MM			
37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27P4_OHM_SE	TOP,BOTTOM	Y	0.310 MM	0.095 MM			
27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
72_OHM_DIFF	ISL3, ISL4	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	ISL0, ISL10	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL4	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL0, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL0, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.080 MM	0.080 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_PCTE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

NOTE: 110_DIFF is 110-ohms differential impedance on outer layers and 105-ohms on inner layers.

SYNCH MASTER=K17 REF		SYNCH DATE=06/15/2006	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I TO NOT TO REPRODUCE OR COPY IT I TO NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 109 OF 132	
		SHEET 100 OF 101	



SYNC_MASTER=K17_REF		SYNC_DATE=06/15/2009	
PAGE TITLE			
BluRay Decrypter Card Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	132 OF 132
		SHEET	101 OF 101