

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG/Memory	3-5
CPU-Power,CPU-GND	6.7
DDR4 U-DIMM	8-11
PCH-LPC/SPI/SMBUS/MISC	12
PCH-Clock/Audio/DISPLAY	13
PCH-DMI/PCIE/USB/SATA	14
PCH-GPIO/CNVi/RSVD/EZ DEBUG	15
PCH POWER/GND/Strap	16.17.18
PCIE-SLOT	20.21.22
SATA	23
M.2	24.25
CNVI	26
SIO6797	27.28
BIOS ROM/CLR CMOS/CUT VBAT	29.30
FAN	31-36
AUDIO ALC1220	37.38.39
LAN I219	40
DVI/HDMI/DP	41.42.43
USB	44-49
LED/GPIO/NCT3933	58-61
ACPI-3VSB	50
CPU Power-VCORE/VGT/SA/IO/VCCST	51-58
DDR/PCH/USB POWER	59-63
PWR-VRM-Sequence	64
ATX Connector/F_Panel/MCU	65.66
Manual Parts	67

MS-7B17

CFL Platform

ATX

Ver: 11

CPU:

Coffee lake S

System Chipset:

Z390 PCH_H

Onboard Chip:

HD Audio Codec:ALC1220P

LAN-Intel I219

SIO:NTC6797

Flash ROM: SPI 128 MB X1

Main Memory:

*DDRIV (5000MHz) * 4 (Dual Channel)*

ACPI:

LDO

PWM:

IMVP8 -UPI9521

Expansion Slots:

*PCI Express (X16) Slot * 1*

*PCI Express (X8) Slot * 1*

*PCI Express (X4) Slot * 1*

*PCI Express (X1) Slot * 3*

*M2 (X4) Slot * 2*

Other:

*SATA3.0 *6*

*USB2.0 *7*


*REAL USB3.0 *5+TYPEC*1*


*FRONT USB3.0 *3+TYPEC*1*

MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size Custom	Document Cover Sheet	Description	Rev 11
Date: Thursday, August 02, 2018		Sheet 1	of 74



MS-7B17 Block Diagram

```
SMBUS ADDRESS:
VCORE PWM:0X8A
MCU:0X52
3933:0X20;0X26
DIMM_A0:WRITE 0XA0; READ 0XA1
DIMM_A1:WRITE 0XA2; READ 0XA3
DIMM_B0:WRITE 0XA4; READ 0XA5
DIMM_B1:WRITE 0XA6; READ 0XA7
```








	HIGH	LOW	DESCRIPTION
0	NORM	STALL	EAR
1	NORM	PCHLESS	PCHLESS MODE
2	NORM	REVERSE	PEG LANE REVERSAL
3	ENABLE	DISABLE	DEBUG
4	DISABLE	ENABLE	DP PRESENCE
5	DISABLE	ENABLE	PEGCPUSSEL[0]
6	DISABLE	ENABLE	PEGCPUSSEL[1]
7	RESET#	BIOS REQ	PEG DEVER TRAINING
8	DISABLE	ENABLE	CFG UNLOCK
9	PRESENT	NO PRESENT	SVID NOT PRESENT
10	ACTIVE	NO ACTIVE	SAFE MODE BOOT
11	AC COUPLED	AC COUPLED	DMI
12	SP2	NOT SP2	PCH TYPE
13	SVID	FIXED	VCCSA SVID
14	RSVD		
15	RSVD		





MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size Custom	Document Description CPU-Control/MISC/CFG		Rev 11
Date: Thursday, August 02, 2018		Sheet 3 of	74























Vinafix.com












Vinafix.com

MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		DDR4-POWER/GND-2	11
Date: Thursday, August 02, 2018			
Sheet 11 of 74			

ESPI_CS1#/ALERT0#/ALERT1# (Server Only)



[27.65] LPC_ESPI_I00_R
[27.65] LPC_ESPI_I01_R
[27.65] LPC_ESPI_I02_R
[27.65] LPC_ESPI_I03_R

LPC_ESPI_I00_R R827 0R/4
LPC_ESPI_I01_R R846 0R/4
LPC_ESPI_I02_R R819 0R/4
LPC_ESPI_I03_R R847 0R/4

[27.65] LFRAME_CS0_N_R
[27.65] SERIRQ_R

LFRAME_CS0_N_R R844 0R/4
SERIRQ_R R825 0R/4
PIRQA#_R R832 0R/4

[27] KBRST#
[27] LDRQ#_RST_N

[18] ME_TL5_ON
[40] SMLINK0_CLK
[40] SMLINK0_DATA
[18] LPC_ESPI_SEL

[27] SMLINK1_CLK
[27] SMLINK1_DATA
[18] PCH_SML1ALERT#

[18] GPP_H12
[24] BIOS_SEL_PCIE0ATA1#
[24] BIOS_DIS_SW1
[18] GPP_H15

[31] CPUFAN1_MODE
[32] CPUFAN2_MODE
[33] SYSFAN1_MODE
[34] SYSFAN2_MODE

[69] PCH_GP20_DEVICE
[69] PCH_GP21_DCPU
[69] PCH_GP22_DDRAM
[69] PCH_GP23_DVGA

[29] PCH_SPI_CLK
[29] PCH_SPI_MISO
[18.29] PCH_SPI_MOSI
[18.29] PCH_SPI_I02
[18.29] PCH_SPI_I03

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

[29] PCH_SPI_CS0#
[29] PCH_SPI_CS1#
[29] PCH_SPI_CS2#

LPC ESPI

GPP_A1/LAD0/ESPI_I00
GPP_A2/LAD1/ESPI_I01
GPP_A3/LAD2/ESPI_I02
GPP_A4/LAD3/ESPI_I03

GPP_A5/LFRAME#/ESPI_CS0#
GPP_A6/SERIRQ/ESPI_CS1#
GPP_A7/PIRQA#/ESPI_ALERT0#
GPP_A0/RCIN#/ESPI_ALERT1#
GPP_A14/SUS_STAT#/ESPI_RESET#

GPP_C0/SMBCLK
GPP_C1/SMBDATA
GPP_C2/SMBALERT#

GPP_C3/SML0CLK
GPP_C4/SML0DATA
GPP_C5/SML0ALERT#

GPP_C6/SML1CLK
GPP_C7/SML1DATA
GPP_B23/SML1ALERT#

GPP_H10/SML2CLK
GPP_H11/SML2DATA
GPP_H12/SML2ALERT#

GPP_H13/SML3CLK
GPP_H14/SML3DATA
GPP_H15/SML3ALERT#

GPP_H16/SML4CLK
GPP_H17/SML4DATA
GPP_H18/SML4ALERT#

GPP_C16/I2C0_SDA
GPP_C17/I2C0_SCL
GPP_C18/I2C1_SDA
GPP_C19/I2C1_SCL

GPP_H19/ISH_I2C0_SDA
GPP_H20/ISH_I2C0_SCL
GPP_H21/ISH_I2C1_SDA
GPP_H22/ISH_I2C1_SCL
GPP_H23/TIME_SYNC0

CL_CLK
CL_DATA
CL_RST#

CL_CLK
CL_DATA
CL_RST#

Power Management

SLP_SUS#
SLP_A#
SLP_S#
SLP_S3#
SLP_S4#
SLP_S5#
SLP_S0#

SLP_LAN#
LAN_DISABLE#
SLP_LAN#
LAN_DISABLE#

SUSWARN#
SUSALERT#
SUSALERT#
SUSALERT#

DPWROK
PCH_PWROK
CHP_PWROK
CPU_PWROK

RTCST#
SRTCST#
RSMRST#
DRAM_RESET#
FP_RST#
CPURST#
PLTRST#

PWRBTN#
PCH_WAKE#
LANPHY_WAKE#
IO_PME_N
ACPRESENT#
BATLOW#

CLKRUN#
PCH_PECI
PCH_THERMTRIP#
PCH_THERMTRIP#
PCH_THERMTRIP#
PCH_THERMTRIP#
PCH_THERMTRIP#

WAKE#
GPD2/LAN_WAKE#
GPP_A11/PME#/SD_VDD2_PWR_EN#
GPD0/BATLOW#
GPP_A12/BUS_BUSY#/ISH_GP6/SX_EXIT_HOLDOFF#

GPP_A8/CLKRUN#
PCH_PECI
PCH_THERMTRIP#
PCH_THERMTRIP#
PCH_THERMTRIP#
PCH_THERMTRIP#
PCH_THERMTRIP#

STRAP

GPP_B14/SPKR
GPP_B18/GSPI0_MOSI
GPP_B22/GSPI1_MOSI

GPD7

PCH_JTAG_TCK
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAGX
ITP_PMODE

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

TRIGGER_IN
TRIGGER_OUT
PREQ#
PRDY#
CPU_TRST#

SPI JTAG

SPI0_CLK
SPI0_MISO
SPI0_MOSI
SPI0_I02
SPI0_I03

SPI0_CS0#
SPI0_CS1#
SPI0_CS2#

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

GPP_D0/SP11_CS#/SBK0/BK0
GPP_D1/SP11_CLK#/SBK1/BK1
GPP_D2/SP11_MISO#/SBK2/BK2
GPP_D3/SP11_MOSI#/SBK3/BK3
GPP_D21/SP11_I02
GPP_D22/SP11_I03

LAN_DISABLE# R794 X 10K/4

3VDSW

PCH_WAKE# R717 1K/4
LANPHY_WAKE# R774 4.7K/4
PWRBTN# R828 3K1%
BATLOW# R775 10K/4
ACPRESENT# R785 10K/4

SLP_S3# R786 X 10K/4
SLP_S4# R787 X 10K/4

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%


SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%


SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

SLP_S3# R1220 100K1%
SLP_S4# R1221 100K1%
SLP_LAN# R1222 100K1%
PLTRST# R1224 X 100K1%

RTC








VBAT







PCH_CLK

Close to PCH




PCH AUDIO




MICRO-STAR INT'L CO.,LTD

MS-7B17

Size Custom	Document Description PCH-Clock/Audio	Rev 11
Date: Thursday, August 02, 2018		Sheet 13 of 74





VSS

Vinafix.com




MICRO-STAR INT'L CO.,LTD


MS-7B17

Size	Document	Description	Rev
Custom		PCH-GND	11
Date: Thursday, August 02, 2018			
Sheet 17 of 74			


TOP Swap




No Reboot




AMT and SBA with confidentiality




Boot BIOS




LPC eSPI Mode




Reserved




Reserved




Reserved




Reserved




Reserved




Flash Descriptor Security Override




ESPI FLASH SHARING MODE




ESPI FLASH SHARING MODE




Modem Reference Clock Source Select



1.8V VCCPSPI



Reserved




MICRO-STAR INT'L CO.,LTD

MS-7B17

Size	Document	Description	Rev
Custom		PCH-Strap	11
Date: Thursday, August 02, 2018		Sheet 18 of 74	



12V - 5.5A
VCC3 - 3A
3VSB- 375mA

SMBUS ESD







By Placement

Main: D0G-05A0529-A68
AVL: D0G-45B0510-I14




0901 Modify PCI_E1 PIN X2.X3.X4.X5 Connect to GND

MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		PCIE SLOT (X16)	11
Date: Thursday, August 02, 2018		Sheet	19 of 74



Vinafix.com



MODE_1

0: BIOS MODE
1: HW MODE (Default)

HW MODE

PCH Status	MODE_0	MODE_1
AUTO	0	1

If USE HW MODE
GPP_G0 & GPP_G1 programming to GPI

If USE BIOS MODE
GPP_G0 & GPP_G1 programming to GPO

BIOS MODE

PCH Status	MODE_0	MODE_1
16,0	0	0
8,8	1	0

MICRO-STAR INT'L CO.,LTD


MS-7B17

Size	Document	Description	Rev
Custom	PCIE SWITCH		11


Date: Thursday, August 02, 2018 | Sheet 20 of 74

PCI Express X8 Slot

12V - 2.1A
VCC3 - 3A
3VSBV - 375mA





0901 Modify PCI_E4 PIN X2.X3.X4.X5.X6.X7 Connect to GND




PCI Express X4 Slot






12V - 2.1A
VCC3 - 3A
3VSBV - 375mA



2016.08.25 Modify to N11-0360211-F02




SATA Connector






MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		SATA Connector	11
Date: Thursday, August 02, 2018		Sheet 23 of 74	




D20,D21 Close to M2 connector





BIOS_MODE

DIS_SW	M1_SEL_PCIESATA	Mode
0	1	M2-SATA
0	0	M2-PCIE
GPI	GPI	AUTO




MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		M2-SLOT1	11
Date: Thursday, August 02, 2018		Sheet 24 of 74	




BIOS_MODE

GPP_G7	GPP_G6	GPP_G5	
BIOS_DIS_SW	M2_2_SEL	BIOS_SEL_PCIESATA2	Mode
GPI (1)	GPI (1)	GPI (0)	AUTO
0	1	0	SATA5
0	0	1	M2-SATA
0	0	0	M2-PCIE



Footprint: H 240D173_BR189_PT








MICRO-STAR INT'L CO.,LTD

MS-7B17


Size	Document	Description	Rev
Custom		M.2-SLOT2	11

Date: Thursday, August 02, 2018 | Sheet 25 of 74






MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		Dual bios control-Silego	11
Date: Thursday, August 02, 2018		Sheet 26 of 74	




POWER ON STRAPPING PIN FOR NCT6797

PIN	NAME	Circuit	NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80		LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80		LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE		LRESET
15	DDR4_EN	DDR4_EN	Disable	Enable		
27	ESPI_EN	A20GATE	LPC	ESPI		
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E		LRESET
32	FANOUT_DEF_EN	DTRA#	default 50%	default 100%		INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80		LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW		INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ		INTERNAL RSMRST

Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO




3V Analog Power



Closed PIN99 **Closed PIN24,108**



Closed PIN46,85





MICRO-STAR INT'L CO.,LTD


MS-7B17

Size	Document	Description	Rev
Custom		SIO-NCT6793D-1	11
Date:	Thursday, August 02, 2018	Sheet	27 of 74


SERIAL PORT 1



BIOS DEBUG








VBAT_DET



HW Monitor - Voltage

SIO HM Voltage voer 2V will not detect






MICRO-STAR INT'L CO.,LTD

MS-7B17

Size Custom	Document Description SIO-NCT6793D-2	Rev 11
Date: Thursday, August 02, 2018		Sheet 28 of 74

Module Stuff CHIP_PWGD,
But PCH_PWROK may ramp up before CHIP_PWGD.

0825 Add D48,unstuff D33
For TL624 1.1




Vinafix.com

	MICRO-STAR INT'L CO.,LTD		
	MS-7B17		
	Size Custom	Document CLR COMS/CUT VBAT	Description Rev 11
	Date: Thursday, August 02, 2018		Sheet 30 of 74


TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can swtich PWM/DC MODE




TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can switch PWM/DC MODE






TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE
1.Mode GPIO BIOS can switch PWM/DC MODE



TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE



1.Mode GPIO BIOS can swtich PWM/DC MODE





Vinafix.com

TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can switch PWM/DC MODE




Resever For FIX DC or PWM MODE USE By PM SPEC



Resever For FIX DC or PWM MODE USE By PM SPEC


ALC1220P_VB-48PIN



follow PCH power well




DIGITAL

Analog




all of JD resistors should be placed as close as possible to the sense pin of codec.


Vinafix.com




Digital Analog




Closed Codec





CPVDD POWER:ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V




EMI




MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		AUDIO-ACL1220-1	11
Date: Thursday, August 02, 2018			
Sheet 37 of 74			



Along SW1



Analong SW2




MICRO-STAR INT'L CO.,LTD

MS-7B17

Size Custom	Document Description AUDIO-ACL1220-2	Rev 11
Date: Thursday, August 02, 2018		Sheet 38 of 74


Rear Line OUT De-POP circuit

(De-pop circuit for Rear Line out & Front Headphone out)





Digital

Analog




Audio moat is transparent and width 40mil

(add de-pop circuit by PM spec or customer request,
NOTE: add de-pop circuit need to change SROUT_LA,SROUT_RA, CEN_OUTA, BASSA to TVS)




8111H:B06-08111CC-R09
8111G:B06-081116C-R09

LAN Connector




PCH's PCIECLKRQ<n> port mustbe mapped to PCH's PET/R<n+1>port.
If CLK_REQ_N is not used, pin48 is pulled up 10KR to 3.3V_LAN




The 10Kohm pull-up resistor (RL18) of CLK_REQ_N is connected to 3.3V Suspend/Core/etc. power well, depending on the power well of PCH's input PCIECLKRQ<n> buffer.


support WOL from Deep Sx:
Power source from 3VA (DSW power) & make sure MAX current is enough to support i218/i219.





Note: These caps closed to PHY



For EMI



UL2&UL3 close to connector



Do not pair MDI0 and MDI1 on the same TVSdevice
(avoid LAN POE connecting issue).
Otherpairing combination is ok.



MICRO-STAR INT'L CO.,LTD










MS-7B17








Size Custom	Document Description Intel Lan- i219	Rev 11
Date: Thursday, August 02, 2018		Sheet 40 of 74

Vinafix.com



	MICRO-STAR INT'L CO.,LTD		
	MS-7B17		
	Size Custom	Document DVI Connector	Description Rev 11
	Date: Thursday, August 02, 2018		Sheet 41 of 74

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)










DP_VCCB trace don't less than 30 mil





JTBT





MICRO-STAR INT'L CO.,LTD				
MS-7B17				
Size	Document	Description	Rev	
Custom		DISPLAYPORT CONN	11	
Date: Thursday, August 02, 2018			Sheet	43 of 74



EMI Cap near Connector.




EMI Cap near Connector.




USB2.0 HUB

4-port at high-speed mode. --> 58.6mA



PIN23
Gang input:1
Individual input:0


PIN22
0: GL850G-50 is bus-powered
1: GL850G-50 is self-powered



MICRO-STAR INT'L CO.,LTD


MS-7B17

Size	Document	Description	Rev
Custom	Front	USB20	11
Date: Thursday, August 02, 2018	Sheet	44 of 74	




```
default for 900mA
id (500K) for 1.5A
```

- L - Default for 900mA
- M - Mid (500K) for 1.5A
- H - High (10K) for 3A




MS-7B17

Size Custom	Document Description CURRENT SENSE-UP6273	Rev 11
Date: Thursday, August 02, 2018		Sheet 46 of 74



Vinafix.com

Rear USB3.1 Redriver












MICRO-STAR INT'L CO.,LTD

MS-7B17

Size Custom	Document Description Front USB30	Rev 11
Date: Thursday, August 02, 2018		Sheet 47 of 74

LAN USB2.0 &3.0






MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		Real USB&PS2	11
Date: Thursday, August 02, 2018		Sheet 48 of 74	

5VDIMM FOR DDR


4.8A




7501 Mode
H:Support S0/S3/S5
L:Support S0/S3

5VDUAL

6.25A




3VDSW 0.512A



AVL: I31-3730S02-N62

3VSB cost down 4.7A



for S5-G3 3VSB_EN ISSUE





MICRO-STAR INT'L CO.,LTD

MS-7B17

Size	Document	Description	Rev
Custom	ACPI-MPS		11
Date: Thursday, August 02, 2018	Sheet	50 of 74	



OCP: 45A
Real OCP: 45A



OCP: 45A
Real OCP: 45A

$R17+R18 > 100k$ $V_{sio_3va} = 3.38V$ $R_{dcr} = 0.5 \text{ mohm}$


$I3933_imon * [R17 * R18 / (R17 + R18)] = Istep * R_{dcr} * 100$
 $I3933_imon = 10uA/step$
 $Istep = 4.968A$






MICRO-STAR INT'L CO.,LTD

MS-7B17


Size	Document	Description	Rev
Custom	Rear I/O PS2		11
Date: Thursday, August 02, 2018	Sheet 51 of 74		







Vinafix.com



MICRO-STAR INT'L CO.,LTD

MS-7B17

Size	Document	Description	Rev
Custom		VGT MOS-PHASE 1~2	11
Date: Thursday, August 02, 2018		Sheet 55 of 74	





SA Power:1.05V,11.1A

OCP:18A

$$\begin{aligned} R_{ocset} &= 1.3 * I_{max} * R_{dson(10V)} / I_{ocset} \\ &= 18.2 * 2.8\text{mohm} / 10\text{uA} \\ &= 5.1\text{K} \end{aligned}$$

$R_{dson(10V)}$ 10V



MOS :2.8mohm




$$\begin{aligned} L_{min} &= ((V_{in} - V_{out}) / (F_{sw} * k * I_{out_max})) * (V_{out} / V_{in}) \\ &= 0.5914\text{uH} (K = 30\%) \end{aligned}$$

MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		CPU PWR-VCCSA-PV3205Q	11
Date: Thursday, August 02, 2018		Sheet 56 of 74	

OCP:12A



SY8288_OCP	OCP
0	8A
floating	12A
1	16A




MICRO-STAR INT'L CO.,LTD

MS-7B17

Size Custom	Document Description CPU PWR-VCCIO-NB685	Rev 11
Date: Thursday, August 02, 2018		Sheet 57 of 74


VCCSTPLL

1.05V; 230mA




VOLTAGE CONSOLE

0x20: RH=10K, RL=OPEN




VCCPLL OC

1.2V; 130mA



0x26: RH=18K, RL=13K



MICRO-STAR INT'L CO.,LTD

MS-7B17

Size	Document	Description	Rev
Custom		CPU PWR-VCCST/PLL	11
Date:	Thursday, August 02, 2018	Sheet 58 of 74	



DDR4 Power:1.2V,19.8A OCP:28A

3.3A FOR CPU

15.7A FOR 4DIMM





0.7A FOR DDR VTT

$$\begin{aligned} \text{Rocset} &= 1.3 * \text{Imax} * \text{Rdson(LOW)} / \text{Iocset} \\ &= 26 * 4\text{mohm} / 10\text{uA} \\ &= 10.3\text{K} \end{aligned}$$





VPP2.5V Power:2.5V,6A


OCP:7.5A



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .





Vinafix.com




MICRO-STAR INT'L CO.,LTD


MS-7B17

Size	Document	Description	Rev
Custom		USB Power	11
Date: Thursday, August 02, 2018		Sheet 62 of 74	


USB POWER




REAR USB PORT POWER





PS2 KEYBOARD & MOUSE CONNECTOR







FRONT USB PORT POWER







3.3V




[29] ATX5VSB_DET


	DEEP_MODE_EN
DEEP_MODE	1
S5_MODE	0



3.3V





VRM_PG_SLG C992 X 0.1u/16X4
VRM_EN_SLG C993 X 0.1u/16X4




MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size	Document	Description	Rev
Custom		CPU PWR-VRM-Sequence	11
Date: Thursday, August 02, 2018		Sheet 64 of 74	


**LED
MCU**




2 AUDIO/IO Cover LED
PCS LED*0.16W=W




```
JPIPE:PIN1:output    ,PIN2:input
      PIN2:MCU IN
      PIN1:HEATSINK  OUT
```




EXTERNAL POWER INPUT




External Power




JT1 for FW update




For FW update.



Voltage	HW	monitor
---------	----	---------



MCU_VIN1 R891 10K/4 VCCIO Option spec for voltage monitor require.
MCU_VIN2 R890 10K/4 VDD1,2,3 is example.



MICRO-STAR INT'L CO.,LTD			
MS-7B17			
Size Custom	Document EMI CAP		Rev 11
Date: Thursday, August 02, 2018		Sheet 66	of 74

[illegible]















The schematic diagram illustrates the TPS25944L circuit, which is a high-side, current-mode, buck converter. The main power section includes a +12V input, a 0.1µF bypass capacitor (C1), and a 0.1µF output capacitor (C2). The output voltage is regulated to +12V_LED2. The circuit includes a feedback network with resistors R1, R2, R3, and R4, and a current sense resistor R5. The output current is limited by the current sense resistor R5 and the current sense amplifier (CSA). The output is connected to the LED driver section, which includes three LEDs (G_LED2, R_LED2, B_LED2) and three NPN transistors (Q1, Q2, Q3). The LEDs are connected to the +12V_LED2 supply and the output of the transistors. The transistors are driven by the PWM2 signal, which is provided by the microcontroller. The circuit also includes a thermal shutdown (TSD) and a current limit (CL) function. The output current is limited to 300mA. The circuit is designed to operate at a switching frequency of 100kHz. The output voltage is regulated to +12V_LED2. The output current is limited to 300mA. The circuit is designed to operate at a switching frequency of 100kHz. The output voltage is regulated to +12V_LED2. The output current is limited to 300mA. The circuit is designed to operate at a switching frequency of 100kHz.




MS-7B17

Size Custom	Document Description EMI CAP	Rev 11
Date: Thursday, August 02, 2018		Sheet 67 of 74


BOARD SIDE LED *8 for Audio



PWM3_R	>>	PWM3_R [66]
PWM3_G	>>	PWM3_G [66]
PWM3_B	>>	PWM3_B [66]
COM1	>>	COM1 [66]
COM2	>>	COM2 [66]
COM3	>>	COM3 [66]
COM4	>>	COM4 [66]
COM5	>>	COM5 [66]
COM6	>>	COM6 [66]






DIMM SLOT LED




SLOT LED




PD0-07B1710-G37, 微星, 2018年10月10日
PD0-07B1710-E48, 微星, 2018年10月10日



HEATSINK






Mounting Holes



Simulation



Optical Fiducial Marks-120



	MICRO-STAR INT'L CO.,LTD			
	MS-7B17			
	Size	Document	Description	Rev
	Custom		Manual Parts	11
Date: Thursday, August 02, 2018		Sheet	70	of 74