

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J43 MLB SCHEMATIC DVT
REV 6.5.0
4/09/13

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

Page	Contents	SynC	Date
1	Table of Contents	MASTER	
2	BOM Configuration	J41_MLB	04/09/2013
3	BOM Variants	K21_MLB	11/16/2010
4	PD PARTS	MASTER	MASTER
5	CPU GFX/NCTF/RSVD	J41_MLB	02/06/2013
6	CPU Misc/JTAG/CFG/RSVD	J41_MLB	04/02/2013
7	CPU DDR3/LPDDR3 Interfaces	J41_MLB	02/06/2013
8	CPU/PCH POWER	J41_MLB	04/09/2013
9	CPU/PCH GROUNDS	J41_MLB	02/06/2013
10	CPU Decoupling	WILL_J43	01/08/2013
11	PCH Decoupling	J41_MLB	02/07/2013
12	PCH Audio/JTAG/SATA/CLK	J41_MLB	02/06/2013
13	PCH PM/PCI/GFX	J41_MLB	02/06/2013
14	PCH PCIe/USB/LPC/SPI/SMBus	J41_MLB	02/06/2013
15	PCH GPIO/MISC/LPIO	J41_MLB	04/02/2013
16	CPU/PCH Merged XDP	J41_MLB	02/06/2013
17	Chipset Support	J41_MLB	02/06/2013
18	Project Chipset Support	J41_MLB	02/15/2013
19	DDR3 VREF MARGINING	J41_MLB	02/12/2013
20	LPDDR3 DRAM Channel A (0-31)	J41_MLB	02/06/2013
21	LPDDR3 DRAM Channel A (32-63)	J41_MLB	02/06/2013
22	LPDDR3 DRAM Channel B (0-31)	J41_MLB	02/06/2013
23	LPDDR3 DRAM Channel B (32-63)	J41_MLB	02/06/2013
24	LPDDR3 DRAM Termination	J41_MLB	02/06/2013
25	Thunderbolt Host (1 of 2)	J41_MLB	02/06/2013
26	Thunderbolt Host (2 of 2)	J41_MLB	02/06/2013
27	TBT Power Support	J41_MLB	02/06/2013
28	Thunderbolt Connector A	J41_MLB	02/07/2013
29	Wireless Connector	J41_MLB	02/06/2013
30	SSD Connector	J41_MLB	04/09/2013
31	Camera 1 of 2	J41_MLB	04/02/2013
32	Camera 2 of 2	J41_MLB	03/20/2013
33	SD READER CONNECTOR	MASTER	07/01/2011
34	SD CONTROLLER (GL3219)	MASTER	10/11/2010
35	External A USB3 Connector	J41_MLB	02/07/2013
36	IPD Connector	J41_MLB	02/12/2013
37	SMC	J41_MLB	02/06/2013
38	SMC Shared Support	J41_MLB	02/06/2013
39	SMC Project Support	J41_MLB	02/06/2013
40	SMBus Connections	J41_MLB	02/06/2013
41	High Side Current Sensing	J41_MLB	03/28/2013
42	Voltage & Load Side Current Sensing	J41_MLB	03/28/2013
43	Debug Sensors 1	J41_MLB	03/28/2013
44	Thermal Sensors	J41_MLB	02/06/2013
45	Fan	J41_MLB	02/06/2013

Page	Contents	Sync	Date
46	LPC+SPI Debug Connector	J41_MLB	04/02/2013
47	Audio: Speaker Amp	J41_MLB	02/06/2013
48	Battery Connector	MASTER	MASTER
49	DC-In & G3H Supply	J41_MLB	02/06/2013
50	PBUS Supply & Battery Charger	J41_MLB	02/09/2013
51	CPU VR12.6 VCC Regulator IC	J41_MLB	04/09/2013
52	CPU VR12.5 VCC Power Stage	J41_MLB	04/09/2013
53	LPDDR3 Supply	J41_MLB	02/09/2013
54	5V S4RS3 / 3.3V S5 Power Supply	J41_MLB	09/17/2012
55	1.05V S0 Power Supply	J41_MLB	03/28/2013
56	LCD/KBD Backlight Driver	J41_MLB	02/06/2013
57	Misc Power Supplies	J41_MLB	02/06/2013
58	Power FETs	J41_MLB	02/06/2013
59	Power Control	J41_MLB	02/06/2013
60	Internal DisplayPort Connector	J41_MLB	02/06/2013
61	Left I/O (LIO) Connector	CLEAR_J43	11/13/2012
62	Power Aliases	J41_MLB	01/30/2013
63	Signal Aliases	J41_MLB	08/30/2012
64	Func Test / No Test	J41_MLB	02/01/2013
65	Project FCT/NC/Aliases	J41_MLB	09/13/2012
66	PCB Rule Definitions	CONSTRAINTS	10/24/2012
67	CPU Constraints	CONSTRAINTS	09/25/2012
68	PCH Constraints 1	CLEAR_J43	11/13/2012
69	PCH Constraints 2	J41_MLB	12/14/2012
70	Memory Constraints	CONSTRAINTS	09/25/2012
71	Thunderbolt Constraints	CONSTRAINTS	09/25/2012
72	Camera Constraints	J41_MLB	01/30/2013
73	SMC Constraints	CONSTRAINTS	09/25/2012
74	Project Specific Constraints	J41_MLB	12/07/2012
75	Project Specific Constraints	CONSTRAINTS	09/25/2012
76	Reference	J41_MLB	07/03/2012


ALIASES RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9800	1	SCHEM,MLB,J43	SCH	CRITICAL	
820-3437	1	PCBF,MLB,J43	PCB	CRITICAL	

DRAWING
TITLE=MLB
ABBREV=DRAWING
LAST_MODIFIED=Tue Apr 9 20:06:04 2013

PRODUCT SAFETY REQUIREMENTS:
PCB, UL RECOGNIZED, MIN. 130-C TEMP. RATING AND V-0 FLAME RATING PER UL 796 & UL 94.
PCB TO BE SILK-SCREENED WITH UL/CUL RECOGNITION MARK, MANUFACTURER'S UL FILE
NUMBER, UL PCB MATERIAL DESIGNATION, 130-C TEMP. RATING AND V-0 FLAME RATING.

DRAWING TITLE		<PART_DESCRIPTION>	
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			SIZE D
			REVISION <E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 1 OF 121	
		SHEET 1 OF 76	

BOM Groups

BOM GROUP	BOM OPTIONS
MLB_COMMON	ALTERNATE, COMMON, MLB_MISC, MLB_DEBUG:ENG, MLB_PROGPARTS
MLB_MISC	PP5V5_DCIN:NO, TBTHV:P15V, EDP, CAM_XTAL:NO, CAM_WAKE:NO, APCLKRQ:ISOL, TPAD_INTWAKE:SHARED, USB_PWR:S3, SD_ON_MLB, VCORE_FETS
MLB_DEVEL:ENG	ALTERNATE, BKLT:ENG, XDP_CONN, DDRVREF_DAC, SOPGOOD_ISL, DBGLED, ISNS:ENG
MLB_DEVEL:PVT	XDP_CONN
MLB_DEBUG:ENG	DEVEL_BOM, XDP, LPCPLUS
MLB_DEBUG:PVT	DEVEL_BOM, BKLT:PROD, XDP, LPCPLUS, ISNS:PROD
MLB_DEBUG:PROD	BKLT:PROD, LPCPLUS, XDP, ISNS:PROD

Current Sensor Configuration

BOM GROUP	BOM OPTIONS
ISNS:ENG	CPU_HS_1SNS:YES,CPUVR_1SNS:YES,DRAM_1SNS:YES,P1V05_1SNS:YES,AIRPORT_1SNS:YES,SSD_1SNS:YES,LCDBLT_1SNS:YES,P3V35_1SNS:YES,P3V30_1SNS:YES,OTHER_HS_1SNS:YES,CAM_1SNS:YES,CPUDDR_1SNS:YES,PANEL_1SNS:YES
ISNS:PROD	CPU_HS_1SNS:YES,CPUVR_1SNS:YES,DRAM_1SNS:YES,P1V05_1SNS:NO,AIRPORT_1SNS:NO,SSD_1SNS:YES,LCDBLT_1SNS:NO,P3V35_1SNS:NO,P3V30_1SNS:NO,OTHER_HS_1SNS:NO,CAM_1SNS:NO,CPUDDR_1SNS:NO,PANEL_1SNS:NO

CPU DRAM SPD Straps

BOM GROUP	BOM OPTIONS
DDR3:HYNIX_4GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:HYNIX_4GB
DDR3:HYNIX_8GB	RAMCFG0:L, RAMCFG1:L, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:HYNIX_8GB
DDR3:SAMSUNG_4GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:SAMSUNG_4GB
DDR3:SAMSUNG_8GB	RAMCFG0:L, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:SAMSUNG_8GB
DDR3:ELPIDA_4GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:ELPIDA_4GB
DDR3:ELPIDA_8GB	RAMCFG0:H, RAMCFG1:H, RAMCFG2:H, RAMCFG3:L, DRAM_TYPE:ELPIDA_8GB
DDR3:MICRON_4GB	RAMCFG0:H, RAMCFG1:L, RAMCFG2:L, RAMCFG3:L, DRAM_TYPE:MICRON_4GB

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
335S0865	1	EEPROM,256KBIT,SPI,5MHZ,1.8V,2K3QFN	U2890	CRITICAL	TBTROM:BLANK
341S3802	1	IC,EEPROM,C/R (V23.4) EVT,J41/J41	U2890	CRITICAL	TBTROM:PROG
338S1159	1	IC,SMC12-A3,40MHZ/50DMIPS MCU,9K9,157BGA	U5000	CRITICAL	SMC:BLANK
335S0809	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X6X0.8	U6100	CRITICAL	BOOTROM_MAC:BLANK
335S0803	1	64 MBIT SPI SERIAL DUAL I/O FLASH,8X6X0.8	U6100	CRITICAL	BOOTROM_NUM:BLANK
341S3809	1	IC,EFI ROM (V0071) DVT,J41/J43	U6100	CRITICAL	BOOTROM:PROG

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4525	1	HSW,SR16M,PRQ,CO,1,3,15W,2+3,1,0,3M,BGA	U0500	CRITICAL	CPU:1.3GHZ
337S4526	1	HSW,SR16L,PRQ,CO,1,4,15W,2+3,1,1,3M,BGA	U0500	CRITICAL	CPU:1.4GHZ
337S4528	1	HSW,SR16H,PRQ,CO,1,7,15W,2+3,1,1,4M,BGA	U0500	CRITICAL	CPU:1.7GHZ
338S1113	1	IC,TBT,CR-6C,B1,PRQ,C10,288,12X12 FC-CSP	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
607-6811	1	ASSEMBLY,SUBASSY,PCBA,HALL EFFECT,K99	J6955	CRITICAL	J41_MLB
946-3892	1	J11/J13 MLB DYNAM ADHESIVE 29993-SC 0.40	GLUE	CRITICAL	
825-7670	1	LABEL,TEXT,MLB,K21/K78	LABEL		
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P,3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P,3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN
376S1173	2	MOSFET,N-CH,30V,15.3A,12M,8P,3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1174	2	MOSFET,N-CH,30V,22A,6.0M,8P,3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
900-0090	1		SOLDERPASTE	CRITICAL	

DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0677	4	IC,SDRAM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=HYNIX_4GB
333S0681	4	IC,SDRAM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=HYNIX_8GB
333S0676	4	IC,SDRAM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=SAMSUNG_4GB
333S0680	4	IC,SDRAM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=SAMSUNG_8GB
333S0678	4	IC,SDRAM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=ELPIDA_4GB
333S0666	4	IC,SDRAM,16GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=ELPIDA_8GB
333S0679	4	IC,SDRAM,8GB,LPDDR3-1600,178P FBGA	U2300,U2400,U2500,U2600	CRITICAL	DRAM_TYPE=MICRON_4GB

Alternate Parts


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1032	376S0855		ALL	Toshiba alt for Diodes dual
376S1129	376S0855		ALL	NEC alt for Diodes dual
376S1089	376S1128		ALL	NEC alt for Diodes single
138S0684	138S0660		ALL	Murata alt to Taiyo Yuden
138S0703	138S0648		ALL	Murata alt to Taiyo Yuden
152S0586	152S1301		ALL	Sale/Vishay alt to Cyntec
372S0186	372S0185		ALL	NEC alt to Diodes
197S0479	197S0478		ALL	200uW Epcos alt to NDK
376S1053	376S0604		ALL	Diodes alt to Fairchild
371S0713	371S0558		ALL	Diodes alt to ST Micro
128S0371	128S0376		ALL	Kemet alt to Sanyo
128S0394	128S0415		ALL	NEC alt to Sanyo
152S1821	152S1757		ALL	Cyntec alt to NEC
197S0480	197S0343		ALL	NDK crystal alt to TXC
197S0481	197S0343		ALL	Epcos crystal alt to TXC
107S0254	107S0241		ALL	Cyntec sense R alt to TPT
353S3452	353S1286		ALL	Maxim alt to Microchip
128S0386	128S0284		ALL	Kemet alt to Sanyo
128S0397	128S0325		ALL	Kemet alt to Sanyo
377S0155	377S0104		ALL	OnSemi alt to Infineon
128S0398	128S0220		ALL	Kemet alt to Sanyo
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epcos alt to TXC
138S0681	138S0638		ALL	Taiyo alt to Samsung
138S0841	138S0638		ALL	Murata alt to Samsung
376S1180	376S0761		ALL	Renesas alt to Vishay
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TPT
107S0250	107S0248		ALL	Cyntec alt to TPT

CPU DRAM CFG Chart

	VENDOR	CFG 1	CFG 0
	HYNIX	0	0
	SAMSUNG	1	0
	MICRON	0	1
	ELPIDA	1	1

SIZE	CFG 2
4GB	0
8GB	1

DIE REV	CFG 3
A	0
B	1

SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISOR	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH>	
		PAGE	
		2 OF 121	
		SHEET	
		2 OF 76	

BOM Variants

NOTE: All the "GOOD" BOM Configs have been de-activated

BOM NUMBER	BOM NAME	BOM OPTIONS
639-4146	PCBA,MLB,GOOD,HY-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4293	PCBA,MLB,GOOD,HY-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4294	PCBA,MLB,GOOD,EL-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4295	PCBA,MLB,GOOD,EL-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4745	PCBA,MLB,GOOD,MI-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4445	PCBA,MLB,BETTER,HY-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_4GB
639-4446	PCBA,MLB,BETTER,HY-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:HYNIX_8GB
639-4447	PCBA,MLB,BETTER,EL-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_4GB
639-4448	PCBA,MLB,BETTER,EL-8GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:ELPIDA_8GB
639-4746	PCBA,MLB,BETTER,MI-4GB,J43	MLB_CNNPTS,CPU:1.3GHZ,DDR3:MICRON_4GB
639-4755	PCBA,MLB,BEST,HY-4GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:HYNIX_4GB
639-4756	PCBA,MLB,BEST,HY-8GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:HYNIX_8GB
639-4757	PCBA,MLB,BEST,EL-4GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:ELPIDA_4GB
639-4758	PCBA,MLB,BEST,EL-8GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:ELPIDA_8GB
639-4759	PCBA,MLB,BEST,MI-4GB,J43	MLB_CNNPTS,CPU:1.7GHZ,DDR3:MICRON_4GB
685-0025	CMN PTS,PCBA,MLB,J43	MLB_COMMON
985-0018	J43 MLB DEVELOPMENT BOM	MLB_DEVEL:ENG
685-0064	VCORE FET,REN,J43	VCORE_FET:REN
685-0065	VCORE FET,VSHY,J43	VCORE_FET:VSHY

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0064	685-0065		ALL	Renesas alt for Vishay

333S0704	333S0700		ALL	Elpida CAM DRAM alt to Hynix
----------	----------	--	-----	------------------------------

Programmable Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3758	1	IC,SMC-A3 SCPL,EXT,V22.12a19,PROTO 1,J343	U5000	CRITICAL	SMC:PROG

BOM Groups


BOM GROUP	BOM OPTIONS
MLB_PROGPARTS	BOOTROM:PROG,SMC:PROG,TBTROM:PROG




Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S1215	1	IC, GL3219, USB3 SD CARD READER, 46P, LQFN	U4500	CRITICAL	

Sub-BOMs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
985-0018	1	J43 MLB DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
685-0025	1	CMN PTS,PCBA,MLB,J43	CMNPTS	CRITICAL	MLB_CMNPTS
685-0065	1	VCORE FET,VSHY,J43	VCOREFETS	CRITICAL	VCORE_FETS


SYNC MASTER=K21 MLB		SYNC DATE=11/16/2010	
PAGE TITLE			
BOM Variants			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		D	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
1 TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
2 NOT TO REPRODUCE OR COPY IT		3 OF 121	
3 NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
4 ALL RIGHTS RESERVED		3 OF 76	








A











SYNC MASTER=J41 MLB		SYNC DATE=04/09/2013	
PAGE TITLE			
CPU/PCH POWER			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	8 OF 121
		SHEET	8 OF 76





SYNC MASTER=WILL J43		SYNC DATE=01/08/2013		
PAGE TITLE				
CPU Decoupling				
	Apple Inc.		DRAWING NUMBER	
			<SCH_NUM>	
			SIZE	
NOTICE OF PROPRIETARY PROPERTY:				
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:				
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE				
II NOT TO REPRODUCE OR COPY IT				
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART				
IV ALL RIGHTS RESERVED				
BRANCH				
<BRANCH>				
		PAGE		
		10 OF 121		
		SHEET		
		10 OF 76		





D

D

C

C


B

B




A

A


SLP_S0# Isolation




SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.



SYNC_MASTER=J41_MLB		SYNC_DATE=02/06/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	14 OF 121
		SHEET	13 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			







Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page

Requires connection to SMC via 1K series R

SYNC MASTER=J41 MLB		SYNC DATE=04/02/2013	
PAGE TITLE		PCH GPIO/MISC/LPIO	
DRAWING NUMBER		SIZE	
Apple Inc.		<SCH_NUM> D	
REVISION		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		16 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		15 OF 76	





PAGE TITLE		PAGE TITLE	
Chipset Support		Chipset Support	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	19 OF 121
		SHEET	17 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:

- =I2C_VREFDACs_SCL
- =I2C_VREFDACs_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA


BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.

FETs for CPU isolation during DAC margining


NOTE: CPU has single output for VREFOA. Split into two signals for independent DAC margining support. When DAC margining VREFOA ensure VREFMRGN_CPU_EN is low to remove short due to CPU.


DAC sets voltage level, PCA9557 & FETs enable outputs and disables margining after platform reset.




NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider

Always used, regardless
of margining option.




SYMC MASTER=J41 MLB		SYMC DATE=02/12/2013	
PAGE TITLE			
DDR3 VREF MARGINING			
 Apple Inc.		DRAWING NUMBER	
		<SCH_NUM>	
		SIZE	
		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		22 OF 121	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		19 OF 76	


LPDDR3 CHANNEL A (0-31)




LPDDR3 CHANNEL A (32-63)



LPDDR3 CHANNEL B (0-31)



LPDDR3 CHANNEL B (32-63)




D

C

B

A

Intel reccommends 55 Ohm for CMD/ADDR, 80 Ohm for CTRL/CKE, 38 Ohm for CLK





D


C

B

A








EDP numbers are from 12/22/2011 email from Haim Lustig (Intel) to Paul Baker (Apple)
Power consumption figures from CR DG v0.57, IBL doc #472455.

SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

Thunderbolt Host (2 of 2)

 Apple Inc.

DRAWING NUMBER<SCH_NUM>

REVISION<E4LABEL>

BRANCH<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE29 OF 121

SHEET26 OF 76

Power aliases required by this page:


- =PPVIN_SW_TBTBST	(8-13V Boost Input)
- =PP15V_TBT_REG	(15V Boost Output)
- =PP3V3_TBT_PP3V3TBTFFET	(3.3V FET Input)
- =PP3V3_TBT_FET	(3.3V FET Output)
- =PP3V3_S0_TBTWPWRCTL	
- =PP1V05_TBT_P1V05TBTFFET	(1.05V FET Input)
- =PP1V05_TBT_FET	(1.05V FET Output)

Signal aliases required by this page:

- =TBT_CLKREQ_L	
- =TBT_RESET_L	


BOM options provided by this page:



(NONE)



1.05V TBT "LC" Switch

1.05V TBT "CIO" Switch

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2011	
PAGE TITLE			
TBT Power Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
BRANCH		<BRANCH>	
		PAGE	30 OF 121
SHEET		27 OF 76	




For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

Nominal Min Max

IHVS0/S3 1120mA 1090mA 1170mA (12W minimum)



SYNC MASTER=J41 MLB SYNC DATE=02/07/2013

Thunderbolt Connector A

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED


DRAWING NUMBER <SCH_NUM> SIZE D


REVISION <E4LABEL>

BRANCH <BRANCH>

PAGE 32 OF 121

SHEET 28 OF 76





Part	SLG5AP1438V
Type	Load Switch
R(on)	15 mOhm Typ
	17 mOhm Max
Current	2.5A

SYNC MASTER=MASTER

SYNC DATE=10/11/2010

SD CONTROLLER (GL3219)

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

45 OF 121

SHEET

34 OF 76

Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

Connector Pinout:

Pin	Signal
1	OVBUS
2	SSTX+
3	SSTX-
4	GND
5	OD+
6	OD-
7	GND
8	SXRX+
9	SSRX-
10	GND
11	
12	
13	
14	
15	
16	
17	
18	

APN: 514-0819

Legend:

SEL	OUTPUT
L	SMC (M)
H	USB (D)

Component List:

- U4600: TPS2557DRB SON
- U4650: PI3USB102EZLE TQFN
- C4690: 10UF, 20A, 6.3V, CERN-XSR, 0402-1
- C4691: 0.1UF, 10A, 16V, XSR-CERN, 0201
- C4696: 220UF-35MOHM, 20A, 6.3V, POLY-TANT, CASE-B2-SM1
- R4600: 22.1K, 1/20W, 1%, 201, 2
- R4601: 22.1K, 1/20W, 1%, 201, 2
- C4695: 10UF, 20A, 6.3V, CERN-XSR, 0402-1
- C4605: 0.01UF, 10A, 16V, XSR-CERN, 0201
- L4605: FERR-120-OHM-3A, 0603
- D4601: ESD0P2RF-02LS, TSSLP-2-1
- D4600: ESD0P2RF-02LS, TSSLP-2-1
- D4621: ESD0P2RF-02LS, TSSLP-2-1
- D4620: ESD0P2RF-02LS, TSSLP-2-1
- D4611: ESD0P2RF-02LS, TSSLP-2-1
- D4610: ESD0P2RF-02LS, TSSLP-2-1

Notes:

- MIN_LINE_WIDTH=0.5 mm
- MIN_NECK_WIDTH=0.15 mm
- VOLTAGE=5V
- MIN_LINE_WIDTH=0.5 mm
- MIN_NECK_WIDTH=0.375 mm
- VOLTAGE=5V
- GND_VOID=TRUE

Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

APN: 514-0819


External A USB3 Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

46 OF 121

35 OF 76



Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

Connector Pinout:

Pin	Signal
1	OVBUS
2	SSTX+
3	SSTX-
4	GND
5	OD+
6	OD-
7	GND
8	SXRX+
9	SSRX-
10	GND
11	
12	
13	
14	
15	
16	
17	
18	

APN: 514-0819

Legend:

SEL	OUTPUT
L	SMC (M)
H	USB (D)

Component List:

- U4600: TPS2557DRB SON
- U4650: PI3USB102EZLE TQFN
- C4605: 0.01UF 10A 16V XSR-CERM 0201
- C4690: 10UF 20A 6.3V CERM-XSR 0402-1
- C4691: 0.1UF 10A 16V XSR-CERM 0201
- C4696: 220UF-35MOHM 20A 6.3V POLY-TANT CASE-B2-SM1
- C4695: 10UF 20A 6.3V CERM-XSR 0402-1
- R4600: 22.1K 1/20W MF 201 2
- R4601: 22.1K 1/20W MF 201 2
- R4650: 100K 1/20W MF 201 2
- D4601: ESD0P2RF-02LS TSSLP-2-1
- D4600: ESD0P2RF-02LS TSSLP-2-1
- D4621: ESD0P2RF-02LS TSSLP-2-1
- D4620: ESD0P2RF-02LS TSSLP-2-1
- D4611: ESD0P2RF-02LS TSSLP-2-1
- D4610: ESD0P2RF-02LS TSSLP-2-1

Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

APN: 514-0819


External A USB3 Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

46 OF 121

35 OF 76



Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

Connector Pinout:

Pin	Signal
1	OVBUS
2	SSTX+
3	SSTX-
4	GND
5	OD+
6	OD-
7	GND
8	SXRX+
9	SSRX-
10	GND
11	
12	
13	
14	
15	
16	
17	
18	

APN: 514-0819

Legend:

SEL	OUTPUT
L	SMC (M)
H	USB (D)

Component List:

- U4600: TPS2557DRB SON
- U4650: PI3USB102EZLE TQFN
- C4690: 10UF, 20A, 6.3V, CERN-XSR, 0402-1
- C4691: 0.1UF, 10A, 16V, XSR-CERN, 0201
- C4696: 220UF-35MOHM, 20A, 6.3V, POLY-TANT, CASE-B2-SM1
- R4600: 22.1K, 1/20W, 1%, 201, 2
- R4601: 22.1K, 1/20W, 1%, 201, 2
- C4695: 10UF, 20A, 6.3V, CERN-XSR, 0402-1
- C4650: 0.1UF, 10A, 16V, XSR-CERN, 0201
- R4650: 100K, 1/20W, 1%, 201, 2
- C4620: 0.1UF, 10A, 6.3V, CERN-XSR, 0201
- C4621: 0.1UF, 10A, 6.3V, CERN-XSR, 0201
- D4601: ESD0P2RF-02LS, TSSLP-2-1
- D4600: ESD0P2RF-02LS, TSSLP-2-1
- D4621: ESD0P2RF-02LS, TSSLP-2-1
- D4620: ESD0P2RF-02LS, TSSLP-2-1
- D4611: ESD0P2RF-02LS, TSSLP-2-1
- D4610: ESD0P2RF-02LS, TSSLP-2-1

Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

Connector Pinout:

Pin	Signal
1	OVBUS
2	SSTX+
3	SSTX-
4	GND
5	OD+
6	OD-
7	GND
8	SXRX+
9	SSRX-
10	GND
11	
12	
13	
14	
15	
16	
17	
18	

APN: 514-0819



External A USB3 Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

46 OF 121

35 OF 76



Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

APN: 514-0819

External A USB3 Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

46 OF 121

35 OF 76

Right USB Port A

USB Port Power Switch

Current limit per port (R4600+R4601): 2.19A min / 2.76A max

Mojo SMC Debug Mux

APN: 514-0819


External A USB3 Connector

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


46 OF 121


35 OF 76



IPD Flex Connector

CRITICAL	
518S0884	
J4800	
TF13BS-20S-0.4SH	
F-RT-SM-1	
22	
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	
17	
18	
19	
20	
21	

SYNC MASTER=J41 MLB		SYNC DATE=02/12/2013	
PAGE TITLE			
IPD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	48 OF 121
		SHEET	36 OF 76
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



NOTE:
SMS Interrupt can be active high or low, rename net accordingly.
If SMS interrupt is not used, pull up to SMC rail.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
SMC		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		50 OF 121	
		SHEET	
		37 OF 76	

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C

B





C


B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
107S0248	1	RES,SENSE,0.0030HM,1W,4-TERM,1%,0612,TFT	R5480	CRITICAL	

Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5455		CPU_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5465		DRAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5475		AIRPORT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5495		LCDBKLT_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5433		OTHER_HS_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5425		CAM_ISNS:NO
117S0008	1	RES,MF,1/20W,100K OHM,5,0201,SMD	C5445		3V3S0_ISNS:NO

SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

High Side Current Sensing

Apple Inc.

DRAWING NUMBER

SIZE

<SCH_NUM>

D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

54 OF 121

SHEET

41 OF 76

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED


D





B




EDP Current : 1A





Voltage & Load Side Current Sensing



SYNCH MASTER=J41 MLB		SYNCH DATE=03/28/2013	
PAGE TITLE		PAGE TOTAL	
Page & Load Side Current Sen			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 55 OF 121	
		SHEET 42 OF 76	


ICS3 : Adjustable Gain CPU VR Current

Sense Pins gain stage for U5800 (EMC1704)



Discrete High side Current threshold

BMON : Discrete BMON Current Sense / Filter



Replacing caps with 100K PD on ISENSE SMC inputs

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MF, 1/20W, 100K OHM, 5, 0201, SMD	C5675		PANEL_ISNS:NO

SYNC MASTER=J41 MLB

SYNC DATE=03/28/2013

Debug Sensors 1

Apple Inc.

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

56 OF 121

SHEET

43 OF 76



TBT,MLB Bottom Proximity Sensors

TBT, MLBBOT and TBD Temp Sensor

SYNC MASTER=J41 MLB

SYNC DATE=02/06/2013

Thermal Sensors

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE


58 OF 121


SHEET


44 OF 76


D













SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
DC-In & G3H Supply			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	70 OF 121
		SHEET	49 OF 76





SYNC MASTER=J41 MLB		SYNC DATE=02/09/2013	
PAGE TITLE			
PBus Supply & Battery Charger			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		
	<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		<BRANCH>	
PAGE		71 OF 121	
SHEET		50 OF 76	






1.05V S0 Regulator



SYNC MASTER=J41 MLB		SYNC DATE=03/28/2013	
PAGE TITLE			
1.05V S0 Power Supply		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	
		D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		76 OF 121	
		SHEET	
		55 OF 76	





1.8V S3 REGULATOR

1.05V SUS LDO

Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.

1.5V S0 LDO

SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Misc Power Supplies		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM> D	
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		78 OF 121	
		SHEET	
		57 OF 76	



Loading specs per J41/43_PowerBudget_Riviera_rev0.99e

3.3V SUS Switch

Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max
Current	2A Max

1.05V PCH HSIO Switch

Part	SLG5AP1471V
Type	Load Switch
R(on) @ 4V Vgs	9.8 mOhm Typ TBD mOhm Max
Current	6A Max

HSIO has turn-on requirement of
<0.1V/uS ramp rate and
<65uS from EN to 95% (1.05V)


5V S0 Switch

Part	SLG5AP1438V
Type	Load Switch
R(on) @ 2.5V	15 mOhm Typ 17 mOhm Max
Current	2.5A


SYNC MASTER=J41 MLB


SYNC DATE=02/06/2013


Power FETs		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	80 OF 121
		SHEET	58 OF 76




Mobile System Power State Table							
State	SMC_ADAPTER_EN	SMC_PM_G2_ENABLE	SMC_S4_WAKESRC_EN	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_S5_L	
Run (S0)	X	1	1	1	1	1	1
Sleep (S1AC)	1	1	1	1	1	1	0
Sleep (S3)	0	1	1	1	1	1	0
Deep Sleep (S4AC)	1	1	1	0	0	0	0
Deep Sleep (S4)	0	1	1	0	0	0	0
Deep Sleep (S5AC)	1	1	0	0	0	0	0
Deep Sleep (S5)	0	1	0	0	0	0	0
Battery Off (G3BnAC)	toggle 3Hz	0	0	0	0	0	0
Battery Off (G3Bn)	1	0	0	0	0	0	0



SYNC MASTER=J41 MLB		SYNC DATE=02/06/2013	
PAGE TITLE			
Internal DisplayPort Connector		DRAWING NUMBER	
 Apple Inc.	<SCH_NUM>		SIZE
	REVISION		D
	<E4LABEL>		
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY:		<BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		83 OF 121	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		60 OF 76	
IV ALL RIGHTS RESERVED			





LPDDR3 Command/Address

Memory Bit/Byte Swizzle

		MAKE_BASE			
7	=MEM A A<5>	==	TRUE	MEM A CAA<0>	20 24 70
7	=MEM A A<9>	==	TRUE	MEM A CAA<1>	20 24 70
7	=MEM A A<6>	==	TRUE	MEM A CAA<2>	20 24 70
7	=MEM A A<8>	==	TRUE	MEM A CAA<3>	20 24 70
7	=MEM A A<7>	==	TRUE	MEM A CAA<4>	20 24 70
7	=MEM A BA<2>	==	TRUE	MEM A CAA<5>	20 24 70
70 63 24 20	MEM A CAA<6>	==	TRUE	MEM A CAA<6>	7 20 24 63 70
7	=MEM A A<11>	==	TRUE	MEM A CAA<7>	20 24 70
7	=MEM A A<15>	==	TRUE	MEM A CAA<8>	20 24 70
7	=MEM A A<14>	==	TRUE	MEM A CAA<9>	20 24 70
7	=MEM A A<13>	==	TRUE	MEM A CAB<0>	21 24 70
7	=MEM A CAS L	==	TRUE	MEM A CAB<1>	21 24 70
7	=MEM A WE L	==	TRUE	MEM A CAB<2>	21 24 70
7	=MEM A RAS L	==	TRUE	MEM A CAB<3>	21 24 70
7	=MEM A BA<0>	==	TRUE	MEM A CAB<4>	21 24 70
7	=MEM A A<2>	==	TRUE	MEM A CAB<5>	21 24 70
70 63 24 21	MEM A CAB<6>	==	TRUE	MEM A CAB<6>	7 21 24 63 70
7	=MEM A A<10>	==	TRUE	MEM A CAB<7>	21 24 70
7	=MEM A A<1>	==	TRUE	MEM A CAB<8>	21 24 70
7	=MEM A A<0>	==	TRUE	MEM A CAB<9>	21 24 70
70 63 24 21 20	MEM A ODT<0>	==	TRUE	MEM A ODT<0>	7 20 21 24 63 70
63	TP LPDDR3 RSVD1	==	TRUE	TP LPDDR3 RSVD1	7 63
63	TP LPDDR3 RSVD2	==	TRUE	TP LPDDR3 RSVD2	7 63
7	=MEM B A<5>	==	TRUE	MEM B CAA<0>	22 24 70
7	=MEM B A<9>	==	TRUE	MEM B CAA<1>	22 24 70
7	=MEM B A<6>	==	TRUE	MEM B CAA<2>	22 24 70
7	=MEM B A<8>	==	TRUE	MEM B CAA<3>	22 24 70
7	=MEM B A<7>	==	TRUE	MEM B CAA<4>	22 24 70
7	=MEM B BA<2>	==	TRUE	MEM B CAA<5>	22 24 70
70 63 24 22	MEM B CAA<6>	==	TRUE	MEM B CAA<6>	7 22 24 63 70
7	=MEM B A<11>	==	TRUE	MEM B CAA<7>	22 24 70
7	=MEM B A<15>	==	TRUE	MEM B CAA<8>	22 24 70
7	=MEM B A<14>	==	TRUE	MEM B CAA<9>	22 24 70
7	=MEM B A<13>	==	TRUE	MEM B CAB<0>	23 24 70
7	=MEM B CAS L	==	TRUE	MEM B CAB<1>	23 24 70
7	=MEM B WE L	==	TRUE	MEM B CAB<2>	23 24 70
7	=MEM B RAS L	==	TRUE	MEM B CAB<3>	23 24 70
7	=MEM B BA<0>	==	TRUE	MEM B CAB<4>	23 24 70
7	=MEM B A<2>	==	TRUE	MEM B CAB<5>	23 24 70
70 63 24 21	MEM B CAB<6>	==	TRUE	MEM B CAB<6>	7 23 24 63 70
7	=MEM B A<10>	==	TRUE	MEM B CAB<7>	23 24 70
7	=MEM B A<1>	==	TRUE	MEM B CAB<8>	23 24 70
7	=MEM B A<0>	==	TRUE	MEM B CAB<9>	23 24 70
70 63 24 21 22	MEM B ODT<0>	==	TRUE	MEM B ODT<0>	7 22 23 24 63 70
63	TP LPDDR3 RSVD3	==	TRUE	TP LPDDR3 RSVD3	7 63
63	TP LPDDR3 RSVD4	==	TRUE	TP LPDDR3 RSVD4	7 63


MAKE_BASE					
20	=MEM A DQ<0>	===	TRUE	MEM A DQ<9>	7 70
20	=MEM A DQ<1>	===	TRUE	MEM A DQ<12>	7 70
20	=MEM A DQ<2>	===	TRUE	MEM A DQ<10>	7 70
20	=MEM A DQ<3>	===	TRUE	MEM A DQ<11>	7 70
20	=MEM A DQ<4>	===	TRUE	MEM A DQ<8>	7 70
20	=MEM A DQ<5>	===	TRUE	MEM A DQ<13>	7 70
20	=MEM A DQ<6>	===	TRUE	MEM A DQ<14>	7 70
20	=MEM A DQ<7>	===	TRUE	MEM A DQ<15>	7 70
20	=MEM A DQ<8>	===	TRUE	MEM A DQ<0>	7 70
20	=MEM A DQ<9>	===	TRUE	MEM A DQ<1>	7 70
20	=MEM A DQ<10>	===	TRUE	MEM A DQ<2>	7 70
20	=MEM A DQ<11>	===	TRUE	MEM A DQ<7>	7 70
20	=MEM A DQ<12>	===	TRUE	MEM A DQ<4>	7 70
20	=MEM A DQ<13>	===	TRUE	MEM A DQ<5>	7 70
20	=MEM A DQ<14>	===	TRUE	MEM A DQ<3>	7 70
20	=MEM A DQ<15>	===	TRUE	MEM A DQ<6>	7 70
20	=MEM A DQ<16>	===	TRUE	MEM A DQ<29>	7 70
20	=MEM A DQ<17>	===	TRUE	MEM A DQ<28>	7 70
20	=MEM A DQ<18>	===	TRUE	MEM A DQ<27>	7 70
20	=MEM A DQ<19>	===	TRUE	MEM A DQ<31>	7 70
20	=MEM A DQ<20>	===	TRUE	MEM A DQ<24>	7 70
20	=MEM A DQ<21>	===	TRUE	MEM A DQ<25>	7 70
20	=MEM A DQ<22>	===	TRUE	MEM A DQ<26>	7 70
20	=MEM A DQ<23>	===	TRUE	MEM A DQ<30>	7 70
20	=MEM A DQ<24>	===	TRUE	MEM A DQ<18>	7 70
20	=MEM A DQ<25>	===	TRUE	MEM A DQ<21>	7 70
20	=MEM A DQ<26>	===	TRUE	MEM A DQ<16>	7 70
20	=MEM A DQ<27>	===	TRUE	MEM A DQ<23>	7 70
20	=MEM A DQ<28>	===	TRUE	MEM A DQ<20>	7 70
20	=MEM A DQ<29>	===	TRUE	MEM A DQ<19>	7 70
20	=MEM A DQ<30>	===	TRUE	MEM A DQ<22>	7 70
20	=MEM A DQ<31>	===	TRUE	MEM A DQ<17>	7 70
21	=MEM A DQ<32>	===	TRUE	MEM A DQ<41>	7 70
21	=MEM A DQ<33>	===	TRUE	MEM A DQ<44>	7 70
21	=MEM A DQ<34>	===	TRUE	MEM A DQ<46>	7 70
21	=MEM A DQ<35>	===	TRUE	MEM A DQ<47>	7 70
21	=MEM A DQ<36>	===	TRUE	MEM A DQ<40>	7 70
21	=MEM A DQ<37>	===	TRUE	MEM A DQ<45>	7 70
21	=MEM A DQ<38>	===	TRUE	MEM A DQ<42>	7 70
21	=MEM A DQ<39>	===	TRUE	MEM A DQ<43>	7 70
21	=MEM A DQ<40>	===	TRUE	MEM A DQ<36>	7 70
21	=MEM A DQ<41>	===	TRUE	MEM A DQ<37>	7 70
21	=MEM A DQ<42>	===	TRUE	MEM A DQ<34>	7 70
21	=MEM A DQ<43>	===	TRUE	MEM A DQ<39>	7 70
70 63 21 7	MEM A DQ<32>	===	TRUE	MEM A DQ<32>	7 21 63 70
21	=MEM A DQ<45>	===	TRUE	MEM A DQ<33>	7 70
21	=MEM A DQ<46>	===	TRUE	MEM A DQ<35>	7 70
21	=MEM A DQ<47>	===	TRUE	MEM A DQ<38>	7 70
21	=MEM A DQ<48>	===	TRUE	MEM A DQ<52>	7 70
21	=MEM A DQ<49>	===	TRUE	MEM A DQ<51>	7 70
21	=MEM A DQ<50>	===	TRUE	MEM A DQ<48>	7 70
21	=MEM A DQ<51>	===	TRUE	MEM A DQ<49>	7 70
21	=MEM A DQ<52>	===	TRUE	MEM A DQ<53>	7 70
21	=MEM A DQ<53>	===	TRUE	MEM A DQ<50>	7 70
21	=MEM A DQ<54>	===	TRUE	MEM A DQ<54>	7 70
21	=MEM A DQ<55>	===	TRUE	MEM A DQ<55>	7 70
21	=MEM A DQ<56>	===	TRUE	MEM A DQ<58>	7 70
21	=MEM A DQ<57>	===	TRUE	MEM A DQ<62>	7 70
21	=MEM A DQ<58>	===	TRUE	MEM A DQ<60>	7 70
21	=MEM A DQ<59>	===	TRUE	MEM A DQ<61>	7 70
21	=MEM A DQ<60>	===	TRUE	MEM A DQ<59>	7 70
21	=MEM A DQ<61>	===	TRUE	MEM A DQ<63>	7 70
21	=MEM A DQ<62>	===	TRUE	MEM A DQ<57>	7 70
21	=MEM A DQ<63>	===	TRUE	MEM A DQ<56>	7 70
20	=MEM A DQS P<0>	===	TRUE	MEM A DQS P<1>	7 70
20	=MEM A DQS N<0>	===	TRUE	MEM A DQS N<1>	7 70
20	=MEM A DQS P<1>	===	TRUE	MEM A DQS P<0>	7 70
20	=MEM A DQS N<1>	===	TRUE	MEM A DQS N<0>	7 70
20	=MEM A DQS P<2>	===	TRUE	MEM A DQS P<3>	7 70
20	=MEM A DQS N<2>	===	TRUE	MEM A DQS N<3>	7 70
20	=MEM A DQS P<3>	===	TRUE	MEM A DQS P<2>	7 70
20	=MEM A DQS N<3>	===	TRUE	MEM A DQS N<2>	7 70
21	=MEM A DQS P<4>	===	TRUE	MEM A DQS P<5>	7 70
21	=MEM A DQS N<4>	===	TRUE	MEM A DQS N<5>	7 70
21	=MEM A DQS P<5>	===	TRUE	MEM A DQS P<4>	7 70
21	=MEM A DQS N<5>	===	TRUE	MEM A DQS N<4>	7 70
70 63 21 7	MEM A DQS P<6>	===	TRUE	MEM A DQS P<6>	7 21 63 70
70 63 21 7	MEM A DQS N<6>	===	TRUE	MEM A DQS N<6>	7 21 63 70
21	=MEM A DQS P<7>	===	TRUE	MEM A DQS P<7>	7 70
21	=MEM A DQS N<7>	===	TRUE	MEM A DQS N<7>	7 70

MAKE_BASE			
21	=MEM B DQ<0>	TRUE	MEM B DQ<12>
22	=MEM B DQ<1>	TRUE	MEM B DQ<9>
22	=MEM B DQ<2>	TRUE	MEM B DQ<10>
22	=MEM B DQ<3>	TRUE	MEM B DQ<11>
22	=MEM B DQ<4>	TRUE	MEM B DQ<13>
22	=MEM B DQ<5>	TRUE	MEM B DQ<8>
22	=MEM B DQ<6>	TRUE	MEM B DQ<14>
22	=MEM B DQ<7>	TRUE	MEM B DQ<15>
22	=MEM B DQ<8>	TRUE	MEM B DQ<0>
22	=MEM B DQ<9>	TRUE	MEM B DQ<1>
22	=MEM B DQ<10>	TRUE	MEM B DQ<2>
22	=MEM B DQ<11>	TRUE	MEM B DQ<7>
22	=MEM B DQ<12>	TRUE	MEM B DQ<4>
22	=MEM B DQ<13>	TRUE	MEM B DQ<5>
22	=MEM B DQ<14>	TRUE	MEM B DQ<6>
22	=MEM B DQ<15>	TRUE	MEM B DQ<3>
22	=MEM B DQ<16>	TRUE	MEM B DQ<28>
22	=MEM B DQ<17>	TRUE	MEM B DQ<29>
22	=MEM B DQ<18>	TRUE	MEM B DQ<30>
22	=MEM B DQ<19>	TRUE	MEM B DQ<27>
22	=MEM B DQ<20>	TRUE	MEM B DQ<24>
22	=MEM B DQ<21>	TRUE	MEM B DQ<25>
22	=MEM B DQ<22>	TRUE	MEM B DQ<31>
22	=MEM B DQ<23>	TRUE	MEM B DQ<26>
22	=MEM B DQ<24>	TRUE	MEM B DQ<20>
22	=MEM B DQ<25>	TRUE	MEM B DQ<16>
22	=MEM B DQ<26>	TRUE	MEM B DQ<23>
22	=MEM B DQ<27>	TRUE	MEM B DQ<22>
22	=MEM B DQ<28>	TRUE	MEM B DQ<21>
22	=MEM B DQ<29>	TRUE	MEM B DQ<17>
22	=MEM B DQ<30>	TRUE	MEM B DQ<18>
22	=MEM B DQ<31>	TRUE	MEM B DQ<19>
22	=MEM B DQ<32>	TRUE	MEM B DQ<44>
22	=MEM B DQ<33>	TRUE	MEM B DQ<41>
22	=MEM B DQ<34>	TRUE	MEM B DQ<42>
22	=MEM B DQ<35>	TRUE	MEM B DQ<43>
22	=MEM B DQ<36>	TRUE	MEM B DQ<45>
22	=MEM B DQ<37>	TRUE	MEM B DQ<40>
22	=MEM B DQ<38>	TRUE	MEM B DQ<46>
22	=MEM B DQ<39>	TRUE	MEM B DQ<47>
22	=MEM B DQ<40>	TRUE	MEM B DQ<32>
22	MEM B DQ<33>	TRUE	MEM B DQ<33>
22	=MEM B DQ<42>	TRUE	MEM B DQ<34>
22	=MEM B DQ<43>	TRUE	MEM B DQ<39>
22	=MEM B DQ<44>	TRUE	MEM B DQ<36>
22	=MEM B DQ<45>	TRUE	MEM B DQ<37>
22	=MEM B DQ<46>	TRUE	MEM B DQ<38>
22	=MEM B DQ<47>	TRUE	MEM B DQ<35>
22	=MEM B DQ<48>	TRUE	MEM B DQ<57>
22	=MEM B DQ<49>	TRUE	MEM B DQ<56>
22	=MEM B DQ<50>	TRUE	MEM B DQ<60>
22	=MEM B DQ<51>	TRUE	MEM B DQ<59>
22	=MEM B DQ<52>	TRUE	MEM B DQ<63>
22	=MEM B DQ<53>	TRUE	MEM B DQ<62>
22	=MEM B DQ<54>	TRUE	MEM B DQ<58>
22	=MEM B DQ<55>	TRUE	MEM B DQ<61>
22	=MEM B DQ<56>	TRUE	MEM B DQ<49>
22	=MEM B DQ<57>	TRUE	MEM B DQ<51>
22	=MEM B DQ<58>	TRUE	MEM B DQ<48>
22	=MEM B DQ<59>	TRUE	MEM B DQ<53>
22	=MEM B DQ<60>	TRUE	MEM B DQ<52>
22	=MEM B DQ<61>	TRUE	MEM B DQ<55>
22	=MEM B DQ<62>	TRUE	MEM B DQ<50>
22	=MEM B DQ<63>	TRUE	MEM B DQ<54>
22	=MEM B DQS P<0>	TRUE	MEM B DQS P<1>
22	=MEM B DQS N<0>	TRUE	MEM B DQS N<1>
22	=MEM B DQS P<1>	TRUE	MEM B DQS P<0>
22	=MEM B DQS N<1>	TRUE	MEM B DQS N<0>
22	=MEM B DQS P<2>	TRUE	MEM B DQS P<3>
22	=MEM B DQS N<2>	TRUE	MEM B DQS N<3>
22	=MEM B DQS P<3>	TRUE	MEM B DQS P<2>
22	=MEM B DQS N<3>	TRUE	MEM B DQS N<2>
22	=MEM B DQS P<4>	TRUE	MEM B DQS P<5>
22	=MEM B DQS N<4>	TRUE	MEM B DQS N<5>
22	=MEM B DQS P<5>	TRUE	MEM B DQS P<4>
22	=MEM B DQS N<5>	TRUE	MEM B DQS N<4>
22	=MEM B DQS P<6>	TRUE	MEM B DQS P<7>
22	=MEM B DQS N<6>	TRUE	MEM B DQS N<7>
22	MEM B DQS P<6>	TRUE	MEM B DQS P<6>
22	MEM B DQS N<6>	TRUE	MEM B DQS N<6>


[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]

Functional Test Points

SD Card Aliases



Bead Probes



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	0.100 MM	0.100 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_AGTL	*	=STANDARD	?

Note: CPU_8MIL and CPU_ITP can be converted back to TABLE_SPACING_RULE once rdar://10308147 is resolved

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_S
CPU_8MIL	*	*	CPU_8MIL_2AN

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_8MIL_2ANY	*	8 MIL	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CPU_ITP	*	*	CPU_ITP_2ANY

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_ITP_2ANY	*	=4x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CPU_COMP	CPU_COMP	*	CPU_COMP_2SE
CPU_COMP	*	*	CPU_COMP_2OTH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	TOP, BOTTOM	=6x_DIELECTRIC	?
CPU_COMP_2OTHER	TOP, BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_COMP_2SELF	*	=4x_DIELECTRIC	?
CPU_COMP_2OTHER	*	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_VCCSENSE	CPU_VCCSENSE	*	CPU_VCCSENSE_2SE
CPU_VCCSENSE	*	*	CPU_VCCSENSE_20TH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	TOP, BOTTOM	=6x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	TOP, BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_VCCSENSE_2SELF	*	=4x_DIELECTRIC	?
CPU_VCCSENSE_2OTHER	*	=6x_DIELECTRIC	?

PCI-Express Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
CLK_PCIE_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

PCIE Clock Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SELECTOR
CLK_PCIE	CLK_PCIE	*	CLK_PCIE_2SE
CLK_PCIE	*	*	CLK_PCIE_20TH

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	TOP, BOTTOM	=6x_DIELECTRIC	?
CLK_PCIE_2OTHER	TOP, BOTTOM	=10x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_PCIE_2SELF	*	=4x_DIELECTRIC	?
CLK_PCIE_2OTHER	*	=6x_DIELECTRIC	?

CPU PCIe Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SH
PCIE_CPU_TX	PCIE_CPU_TX	*	PCIE_TX2TX
PCIE_CPU_RX	PCIE_CPU_RX	*	PCIE_RX2RX
PCIE_CPU_TX	*_CPU_TX	*	PCIE_TX2OTHER
PCIE_CPU_RX	*_CPU_RX	*	PCIE_RX2OTHER
PCIE_CPU_TX	*_CPU_RX	*	PCIE_TX2RX
PCIE_CPU_RX	*_CPU_TX	*	PCIE_RX2TX
PCIE_CPU_TX	*_TX	*	PCIE_2OTHERH
PCIE_CPU_RX	*_TX	*	PCIE_2OTHERH
PCIE_CPU_TX	*_RX	*	PCIE_2OTHERH
PCIE_CPU_RX	*_RX	*	PCIE_2OTHERH
PCIE_CPU_TX	*	*	PCIE_2OTHER
PCIE_CPU_RX	*	*	PCIE_2OTHER

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX20THERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_RX20THERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
PCIE_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
PCIE_20THERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
PCIE_20THER	TOP,BOTTOM	=5x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE_TX2TX	*	=2.5x_DIELECTRIC	?
PCIE_RX2RX	*	=2.5x_DIELECTRIC	?
PCIE_TX20THERTX	*	=4x_DIELECTRIC	?
PCIE_RX20THERRX	*	=4x_DIELECTRIC	?
PCIE_TX2RX	*	=6x_DIELECTRIC	?
PCIE_RX2TX	*	=6x_DIELECTRIC	?
PCIE_20THERHS	*	=4x_DIELECTRIC	?
PCIE_20THER	*	=3x_DIELECTRIC	?

PCH PCIE Spacing			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SH
PCIE_PCH_TX	PCIE_PCH_TX	*	PCIE_TX2TX
PCIE_PCH_RX	PCIE_PCH_RX	*	PCIE_RX2RX
PCIE_PCH_TX	*_PCH_TX	*	PCIE_TX2OTHER
PCIE_PCH_RX	*_PCH_RX	*	PCIE_RX2OTHER
PCIE_PCH_TX	*_PCH_RX	*	PCIE_TX2RX
PCIE_PCH_RX	*_PCH_TX	*	PCIE_RX2TX
PCIE_PCH_TX	*_TX	*	PCIE_20THERH
PCIE_PCH_RX	*_TX	*	PCIE_20THERH
PCIE_PCH_TX	*_RX	*	PCIE_20THERH
PCIE_PCH_RX	*_RX	*	PCIE_20THERH
PCIE_PCH_TX	*	*	PCIE_20THER
PCIE_PCH_RX	*	*	PCIE_20THER

Note: DisplayPort tables are on Page 113


SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE	
		PHYSICAL	SPACING
	CPU_PRCI	CPU_45S	CPU_COMP
	PM_SYNC	CPU_45S	CPU_AGTL
	PM_MEM_PWRGD	CPU_45S	CPU_AGTL
		CPU_45S	CPU_ITP
		CPU_45S	CPU_ITP
		CPU_45S	CPU_ITP
		CPU_27P4S	CPU_COMP
		CPU_27P4S	CPU_COMP
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP
	CPU_SM_RCOMP	CPU_27P4S	CPU_COMP
		CPU_45S	CPU_ITP
	CPU_CATERR_L	CPU_45S	CPU_AGTL
		CPU_45S	CPU_AGTL
	CPU_PROCHOT_L	CPU_45S	CPU_AGTL
	CPU_PWRGD	CPU_45S	CPU_AGTL
	PM_THRMTRIP_L	CPU_45S	CPU_AGTL
	DMI_CLK100M	CLK_PCTE_80D	CLK_PCTE
	DMI_CLK100M	CLK_PCTE_80D	CLK_PCTE
	DP1L_REF_CLK120M	CLK_PCTE_80D	CLK_PCTE
	DP1L_REF_CLK120M	CLK_PCTE_80D	CLK_PCTE
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE
	ITPCPU_CLK100M	CLK_PCTE_80D	CLK_PCTE
	XDP_TDI	CPU_45S	CPU_ITP
	XDP_TDO	CPU_45S	CPU_ITP
	XDP_TMS	CPU_45S	CPU_ITP
	XDP_TCK	CPU_45S	CPU_ITP
	XDP_TRST_L	CPU_45S	CPU_ITP
	XDP_BPM_L	CPU_45S	CPU_ITP
		CPU_45S	CPU_ITP
		CPU_45S	CPU_ITP
	(FSB_CFEURST_L)	CPU_45S	CPU_ITP
	CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE
	CPU_VCCSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE
	CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE
	CPU_VCCIOSENSE	SENSE_1T01_P2MM	CPU_VCCSENSE
	CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE
	CPU_AXG_SENSE	SENSE_1T01_P2MM	CPU_VCCSENSE
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE
	CPU_VALSENSE	CPU_27P4S	CPU_VCCSENSE
	CPU_SVIDALERT_L	CPU_45S	CPU_COMP
	CPU_SVIDSCCLK	CPU_45S	CPU_COMP
	CPU_SVIDSOUT	CPU_45S	CPU_COMP
	PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX
	PCIE_CPU_SSD_R2D	PCIE_80D	PCIE_CPU_TX
		PCIE_80D	PCIE_CPU_TX
		PCIE_80D	PCIE_CPU_TX
		PCIE_80D	PCIE_CPU_RY
		PCIE_80D	PCIE_CPU_RY
	PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RY
	PCIE_CPU_SSD_D2R	PCIE_80D	PCIE_CPU_RY
	PCIE_CLK100M_SSD	CLK_PCTE_80D	CLK_PCTE
	PCIE_CLK100M_SSD	CLK_PCTE_80D	CLK_PCTE
1800	DP_TBT_MI	DP_80D	DP_TX
1800	DP_TBT_MI	DP_80D	DP_TX
1800		DP_80D	DP_TX
1800		DP_80D	DP_TX
1800	DP_TBT_AUXCH	DP_80D	DP_AUX
1800	DP_TBT_AUXCH	DP_80D	DP_AUX
1800		DP_80D	DP_AUX
1800		DP_80D	DP_AUX
1800	DP_TBT_MI	DP_80D	DP_TX
1800	DP_TBT_MI	DP_80D	DP_TX
1800		DP_80D	DP_TX
1800		DP_80D	DP_TX
1800	DP_TBT_AUXCH	DP_80D	DP_AUX
1800	DP_TBT_AUXCH	DP_80D	DP_AUX
1800		DP_80D	DP_AUX
1800		DP_80D	DP_AUX
1800	DP_INT_MI	DP_80D	DP_TX
1800	DP_INT_MI	DP_80D	DP_TX
1800		DP_80D	DP_TX
1800		DP_80D	DP_TX
1800	DP_INT_AUXCH	DP_80D	DP_AUX
1800	DP_INT_AUXCH	DP_80D	DP_AUX
1800	DP_INT_AUXCH	DP_80D	DP_AUX
1800	DP_INT_AUXCH	DP_80D	DP_AUX
1800		DP_80D	DP_AUX
1800		DP_80D	DP_AUX

PCIe SSD

DP

SYNC MASTER=CONSTRAINTS		SYNC DATE=09/25/2012	
PAGE TITLE			
CPU Constraints			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 111 OF 121 SHEET 67 OF 76	

SATA Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_ICOMP	*	=4x_DIELECTRIC	?

SOURCE: 471984_Chief_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

UART Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
UART_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
UART	*	=2x_DIELECTRIC	?

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ibex Peak M (DG-398905-398905_v1.5), Section 3.8

USB 3.0 Interface Constraints

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_PCH_TX	USB3_PCH_TX	*	USB3_TX2TX	USB3_TX2TX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	USB3_PCH_RX	*	USB3_RX2RX	USB3_RX2RX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_TX	*	USB3_TX2OTHERTX	USB3_TX2OTHERTX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_RX	*	USB3_RX2OTHERRX	USB3_RX2OTHERRX	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_PCH_RX	*	USB3_TX2RX	USB3_TX2RX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_RX	*_PCH_TX	*	USB3_RX2TX	USB3_RX2TX	TOP,BOTTOM	=7x_DIELECTRIC	?
USB3_PCH_TX	*_TX	*	USB3_2OTHERHS	USB3_2OTHERHS	TOP,BOTTOM	=6x_DIELECTRIC	?
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS	USB3_2OTHER	TOP,BOTTOM	=5x_DIELECTRIC	?
USB3_PCH_TX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_RX	*_RX	*	USB3_2OTHERHS				
USB3_PCH_TX	*	*	USB3_2OTHER				
USB3_PCH_RX	*	*	USB3_2OTHER				

SOURCE: 471984_Cheif_River_MS_PDG_1.0 and the spacing rule is adjusted per SI team feedback.

PCH Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	PCH_SATA_ICOMP		SATA_ICOMP	PCH_SATAICOMP
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_P
	USB_HUB1_UP	USB_80D	USB	USB_HUB_UP_N
	USB_BT	USB_80D	USB	USB_BT_P
	USB_BT	USB_80D	USB	USB_BT_N
		USB_80D	USB	USB_BT_CONN_P
		USB_80D	USB	USB_BT_CONN_N
		USB_80D	USB	USB_BT_WAKE_P
		USB_80D	USB	USB_BT_WAKE_N
	USR_TP4D	USB_80D	USB	USB_TP4D_P
	USR_TP4D	USB_80D	USB	USB_TP4D_N
		USB_80D	USB	USB_TP4D_CONN_P
		USB_80D	USB	USB_TP4D_CONN_N
		USB_80D	USB	TP4D_SPI_MOSI_USB_P
		USB_80D	USB	TP4D_SPI_MISO_USB_N
	USR_TP4D_M	USB_80D	USB	USB_TP4D_M_P
	USR_TP4D_M	USB_80D	USB	USB_TP4D_M_N
	USR_SDCARD	USB_80D	USB	USB_SDCARD_P
	USR_SDCARD	USB_80D	USB	USB_SDCARD_N
		SPI_45S	SPI	TP4D_SPI_MOSI
		SPI_45S	SPI	TP4D_SPI_MISO
		SPI_45S	SPI	TP4D_SPI_CLK
	USB_EXT4	USB_80D	USB	USB_EXT4_P
	USB_EXT4	USB_80D	USB	USB_EXT4_N
		UART_45S	UART	SMC_DEBUGPRT_TX_L
		UART_45S	UART	SMC_DEBUGPRT_RX_L
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_P
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_N
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_F_P
	USB2_EXT4	USB_80D	USB	USB2_EXT4_MUXED_F_N
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_P
	USB3_EXT4_RX	USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_N
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_P
	USB3_EXT4_TX	USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_N
		USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_F_P
		USB_80D	USB3_PCH_RX	USB3_EXT4_D2R_F_N
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_F_P
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_F_N
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_C_P
		USB_80D	USB3_PCH_TX	USB3_EXT4_R2D_C_N
	USB_EXTB	USB_80D	USB	USB_EXTB_P
	USB_EXTB	USB_80D	USB	USB_EXTB_N
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_P
	USB3_EXTB_RX	USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_N
		USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_P
		USB_80D	USB3_PCH_RX	USB3_EXTB_D2R_RC_N
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_P
	USB3_EXTB_TX	USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_N
		USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_C_P
		USB_80D	USB3_PCH_TX	USB3_EXTB_R2D_C_N
	USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_P
	USB3_SD_RX	USB_80D	USB3_PCH_RX	USB3_SD_D2R_N
	USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_P
	USB3_SD_TX	USB_80D	USB3_PCH_TX	USB3_SD_R2D_C_N
		USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_P
		USB_80D	USB3_PCH_RX	USB3_SD_D2R_C_N
		USB_80D	USB3_PCH_TX	USB3_SD_R2D_P
		USB_80D	USB3_PCH_TX	USB3_SD_R2D_N
	PCH_USB_RBIAS	PCH_USB_RBIAS		PCH_USB_RBIAS
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCTE_CLK100M_PCH_P
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCTE_CLK100M_PCH_N
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_P
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK96M_DOT_N
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_P
	PCH_DIFCLK_UNUSED	CLK_PCTE_80D	CLK_PCTE	PCH_CLK100M_SATA_N
		CPU_45S	CLK_PCTE	PCH_CLK14P3M_REFCLK

USB Hucopyb nets

TP SPI nets

USB EXTA nets (Right USB port)

USB EXTB nets (Left USB port)

SYNC MASTER=CLEAN J43		SYNC DATE=11/13/2012	
PAGE TITLE			
PCH Constraints 1			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC., THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 112 OF 121	
		SHEET 68 OF 76	

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	=3x_DIELECTRIC	?
CLK_LPC	*	=4x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S_R_50S	TOP,BOTTOM	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE		
SMB_45S_R_50S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SOURCE: Calpella Platform Design Guide for Ixex Peak M (DG-398905-398905_v1.5), Section 3.15

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=4x_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	=4x_DIELECTRIC	?

XDP Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_ITP	*	=2:1_SPACING	?

DisplayPort

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2DP	*	=3x_DIELECTRIC	?
DP_2OTHERHS	*	=4x_DIELECTRIC	?
DP_2OTHER	*	=3x_DIELECTRIC	?
DP_AUX	*	=3x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DP_TX	DP_TX	*	DP_2DP
DP_TX	*_TX	*	DP_2OTHERHS
DP_TX	*_RX	*	DP_2OTHERHS
DP_TX	*	*	DP_2OTHER

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	=2x_DIELECTRIC	?
CLK_25M	*	=5x_DIELECTRIC	?


NOTE: 25MHz system clocks very sensitive to noise.

PCH Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
LPC_AD	LPC_45S	LPC	LPC AD<3..0>	14 37 46 64
LPC_FRAME_L	LPC_45S	LPC	LPC FRAME L	14 37 46 64
	LPC_45S	LPC	LPCPLUS RESET_L	18 46 64
LPC_CLK33M	CLK LPC_45S	CLK LPC	LPC CLK24M SMC	17 37
	CLK LPC_45S	CLK LPC	LPC CLK24M SMC R	12 17
LPC_CLK33M	CLK LPC_45S	CLK LPC	LPC CLK24M LPCPLUS	17 46 64
	CLK LPC_45S	CLK LPC	LPC CLK24M LPCPLUS_R	12 17
SMBUS_PCH_CLK	SMR_45S_R_50S	SMR	SMBUS PCH CLK	14 16 19 25 40 56
SMBUS_PCH_DATA	SMR_45S_R_50S	SMR	SMBUS PCH DATA	14 16 19 25 40 56
SMBUS_PCH_0_CLK	SMR_45S_R_50S	SMR	SML PCH_0_CLK	14 40
SMBUS_PCH_0_DATA	SMR_45S_R_50S	SMR	SML PCH_0_DATA	14 40
SMBUS_SMC_1_S0_SCL	SMR_45S_R_50S	SMR	SMBUS SMC_1_S0_SCL	14 32 37 40 43 44 64
SMBUS_SMC_1_S0_SDA	SMR_45S_R_50S	SMR	SMBUS SMC_1_S0_SDA	14 32 37 40 43 44 64
HDA_BIT_CLK	HDA_45S	HDA	HDA BIT_CLK	12 61 65
	HDA_45S	HDA	HDA BIT_CLK_R	12
HDA_SYNC	HDA_45S	HDA	HDA SYNC	12 61 65
	HDA_45S	HDA	HDA SYNC_R	12
HDA_RST_L	HDA_45S	HDA	HDA_RST_R_L	12
	HDA_45S	HDA	HDA_RST_L	12 61 65
HDA_SDIO0	HDA_45S	HDA	HDA SDIO0	12 61 65
HDA_SDOUT	HDA_45S	HDA	HDA SDOUT	12 61 65
	HDA_45S	HDA	HDA_SDOUT_R	12 17
PM_SUS_CLK	CLK_SLOW_45S	CLK_SLOW	PM_CLK32K_SUSCLK_R	13 38
	CLK_SLOW_45S	CLK_SLOW	SMC_CLK32K	37 38
SPI_CLK	SPI_45S	SPI	SPI_CLK_R	14 46
	SPI_45S	SPI	SPI_CLK	46
SPI_MOSI	SPI_45S	SPI	SPI_MOSI_R	14 46
	SPI_45S	SPI	SPI_MOSI	46
SPI_MISO	SPI_45S	SPI	SPI_MISO	14 46
	SPI_45S	SPI	SPI_MISO_R	46
SPI_CS0	SPI_45S	SPI	SPI_CS0_R_L	14 46
	SPI_45S	SPI	SPI_CS0_L	46
	SPI_45S	SPI	SPI_SMC_CLK	37 46
	SPI_45S	SPI	SPI_SMC_MOSI	37 46
	SPI_45S	SPI	SPI_SMC_MISO	37 46
	SPI_45S	SPI	SPI_SMC_CS_L	37 46
	SPI_45S	SPI	SPI_MLB_CLK	46
	SPI_45S	SPI	SPI_MLB_MOSI	46
	SPI_45S	SPI	SPI_MLB_MISO	46
	SPI_45S	SPI	SPI_MLB_CS_L	46
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_P	29 64
PCIE_AP_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_N	29 64
	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_P	14 29
	PCIE_80D	PCIE_PCH_TX	PCIE_AP_R2D_C_N	14 29
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_P	14 29 64
PCIE_AP_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_AP_D2R_N	14 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_P	12 29 64
PCIE_CLK100M_AP	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_AP_N	12 29 64
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_P<3..0>	25
PCIE_TBT_R2D	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_N<3..0>	25
	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_P<3..0>	14 25
	PCIE_80D	PCIE_PCH_TX	PCIE_TBT_R2D_C_N<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_P<3..0>	14 25
PCIE_TBT_D2R	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_N<3..0>	14 25
	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_P<3..0>	25
	PCIE_80D	PCIE_PCH_RX	PCIE_TBT_D2R_C_N<3..0>	25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_P	12 25
PCIE_CLK100M_TBT	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_TBT_N	12 25
	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_P	
	CLK_PCIE_80D	CLK_PCIE	PEG_CLK100M_N	
XDP_TDI	PCH_45S	PCH_ITP	XDP_PCH_TDI	12 16 64
XDP_TDO	PCH_45S	PCH_ITP	XDP_PCH_TDO	12 16 64
XDP_TMS	PCH_45S	PCH_ITP	XDP_PCH_TMS	12 16 64
XDP_TCK	PCH_45S	PCH_ITP	XDP_PCH_TCK	12 16 64
PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_P	31 32
PCIE_CAM	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_N	31 32
	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_P	14 32
	PCIE_80D	PCIE_PCH_TX	PCIE_CAMERA_R2D_C_N	14 32
PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_R2D_P	14 32
PCIE_CAM	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_P	14 32
	PCIE_80D	PCIE_PCH_RX	PCIE_CAMERA_D2R_C_N	31 32
	PCIE_80D	PCIE_PCH_RX	PCIE_CLK100M_CAMERA_P	12 32
PCIE_CLK100M_CAM	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_N	12 32
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P	31 32
	CLK_PCIE_80D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N	31 32

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
□	SYSCLK_CLK32K_RTC	CLK_SLOW_45S	CLK_SLOW	SYSCLK_CLK32K_RTCX1
□	SYSCLK_CLK25M_SB	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA
□		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP
□		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R
□		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP
□		CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN
□		CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN
□	SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
□		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R
□	SYSCLK_CLK25M_XTAL	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1
□		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2
□		CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R
□		CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2
□		CLK_25M_45S	CLK_25M	SDCLK_CLK25M_X2_R
□		CLK_25M_45S	CLK_25M	SDSCLK_CLK25M_X1

SYNCH MASTER=J41 MLB		SYNCH DATE=12/14/2012	
PAGE TITLE			
PCH Constraints 2			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I NOT TO REPRODUCE OR COPY IT I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 113 OF 121	
		SHEET 69 OF 76	

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE
MEM_70D	*	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF	=70_OHM_DIFF
MEM_73D	*	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF	=73_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DATA2OTHERMEM	*	=8x_DIELECTRIC	?
MEM_QS2OWNDATA	*	=3x_DIELECTRIC	?
MEM_CMD2CMD	*	=3x_DIELECTRIC	?
MEM_CMD2CTRL	*	=3x_DIELECTRIC	?
MEM_CTRL2CTRL	*	=3x_DIELECTRIC	?
MEM_CLK2CLK	*	=6x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	10000
MEM_2GND	*	=2x_DIELECTRIC	10000
MEM_2OTHER	*	=6x_DIELECTRIC	?

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_70D	MEM_TERM	MEM_73D
MEM_40S	MEM_TERM	MEM_50S

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DATA_0	*	MEM_QS2OWNDATA
MEM_A_DQS_1	MEM_A_DATA_1	*	MEM_QS2OWNDATA
MEM_A_DQS_2	MEM_A_DATA_2	*	MEM_QS2OWNDATA
MEM_A_DQS_3	MEM_A_DATA_3	*	MEM_QS2OWNDATA
MEM_A_DQS_4	MEM_A_DATA_4	*	MEM_QS2OWNDATA
MEM_A_DQS_5	MEM_A_DATA_5	*	MEM_QS2OWNDATA
MEM_A_DQS_6	MEM_A_DATA_6	*	MEM_QS2OWNDATA
MEM_A_DQS_7	MEM_A_DATA_7	*	MEM_QS2OWNDATA
MEM_B_DQS_0	MEM_B_DATA_0	*	MEM_QS2OWNDATA
MEM_B_DQS_1	MEM_B_DATA_1	*	MEM_QS2OWNDATA
MEM_B_DQS_2	MEM_B_DATA_2	*	MEM_QS2OWNDATA
MEM_B_DQS_3	MEM_B_DATA_3	*	MEM_QS2OWNDATA
MEM_B_DQS_4	MEM_B_DATA_4	*	MEM_QS2OWNDATA
MEM_B_DQS_5	MEM_B_DATA_5	*	MEM_QS2OWNDATA
MEM_B_DQS_6	MEM_B_DATA_6	*	MEM_QS2OWNDATA
MEM_B_DQS_7	MEM_B_DATA_7	*	MEM_QS2OWNDATA

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DATA_*	MEM_*	*	MEM_DATA2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTRL	*	MEM_CMD2CTRL
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	MEM_*	*	MEM_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	*	*	MEM_2OTHER
MEM_A_DQS_1	*	*	MEM_2OTHER
MEM_A_DQS_2	*	*	MEM_2OTHER
MEM_A_DQS_3	*	*	MEM_2OTHER
MEM_A_DQS_4	*	*	MEM_2OTHER
MEM_A_DQS_5	*	*	MEM_2OTHER
MEM_A_DQS_6	*	*	MEM_2OTHER
MEM_A_DQS_7	*	*	MEM_2OTHER
MEM_B_DQS_0	*	*	MEM_2OTHER
MEM_B_DQS_1	*	*	MEM_2OTHER
MEM_B_DQS_2	*	*	MEM_2OTHER
MEM_B_DQS_3	*	*	MEM_2OTHER
MEM_B_DQS_4	*	*	MEM_2OTHER
MEM_B_DQS_5	*	*	MEM_2OTHER
MEM_B_DQS_6	*	*	MEM_2OTHER
MEM_B_DQS_7	*	*	MEM_2OTHER

MEM_A_DATA_0	*	*	MEM_2OTHER
MEM_A_DATA_1	*	*	MEM_2OTHER

MEM_A_DATA_2	*	*	MEM_2OTHER
MEM_A_DATA_3	*	*	MEM_2OTHER
MEM_A_DATA_4	*	*	MEM_2OTHER
MEM_A_DATA_5	*	*	MEM_2OTHER
MEM_A_DATA_6	*	*	MEM_2OTHER
MEM_A_DATA_7	*	*	MEM_2OTHER
MEM_B_DATA_0	*	*	MEM_2OTHER
MEM_B_DATA_1	*	*	MEM_2OTHER
MEM_B_DATA_2	*	*	MEM_2OTHER
MEM_B_DATA_3	*	*	MEM_2OTHER
MEM_B_DATA_4	*	*	MEM_2OTHER
MEM_B_DATA_5	*	*	MEM_2OTHER
MEM_B_DATA_6	*	*	MEM_2OTHER
MEM_B_DATA_7	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTRL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_A_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_0	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_1	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_2	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_3	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_4	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_5	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_6	MEM_*_DATA_*	*	MEM_2OTHERMEM
MEM_B_DATA_7	MEM_*_DATA_*	*	MEM_2OTHERMEM

Memory Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK P<0>	7 20 24
MEM_A_CLK0	MEM_70D	MEM_CLK	MEM A CLK N<0>	7 20 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK P<1>	7 21 24
MEM_A_CLK1	MEM_70D	MEM_CLK	MEM A CLK N<1>	7 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A CS_L<1..0>	7 20 21 24
MEM_A_CTRL	MEM_40S	MEM_CTRL	MEM A ODT<0>	7 20 21 24 63
MEM_A_CKE0	MEM_40S	MEM_CMD	MEM A CKE<1..0>	7 20 24
MEM_A_CKE1	MEM_40S	MEM_CMD	MEM A CKE<3..2>	7 21 24
MEM_A_CMD0	MEM_40S	MEM_CMD	MEM A CAA<9..0>	7 20 24 63
MEM_A_CMD1	MEM_40S	MEM_CMD	MEM A CAB<9..0>	7 21 24 63
MEM_A_DQ_BYTE0	MEM_40S	MEM_A_DATA_0	MEM A DQ<7..0>	7 63
MEM_A_DQ_BYTE1	MEM_40S	MEM_A_DATA_1	MEM A DQ<15..8>	7 63
MEM_A_DQ_BYTE2	MEM_40S	MEM_A_DATA_2	MEM A DQ<23..16>	7 63
MEM_A_DQ_BYTE3	MEM_40S	MEM_A_DATA_3	MEM A DQ<31..24>	7 63
MEM_A_DQ_BYTE4	MEM_40S	MEM_A_DATA_4	MEM A DQ<39..32>	7 21 63
MEM_A_DQ_BYTE5	MEM_40S	MEM_A_DATA_5	MEM A DQ<47..40>	7 63
MEM_A_DQ_BYTE6	MEM_40S	MEM_A_DATA_6	MEM A DQ<55..48>	7 63
MEM_A_DQ_BYTE7	MEM_40S	MEM_A_DATA_7	MEM A DQ<63..56>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS P<0>	7 63
MEM_A_DQS0	MEM_70D	MEM_A_DQS_0	MEM A DQS N<0>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS P<1>	7 63
MEM_A_DQS1	MEM_70D	MEM_A_DQS_1	MEM A DQS N<1>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS P<2>	7 63
MEM_A_DQS2	MEM_70D	MEM_A_DQS_2	MEM A DQS N<2>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS P<3>	7 63
MEM_A_DQS3	MEM_70D	MEM_A_DQS_3	MEM A DQS N<3>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS P<4>	7 63
MEM_A_DQS4	MEM_70D	MEM_A_DQS_4	MEM A DQS N<4>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS P<5>	7 63
MEM_A_DQS5	MEM_70D	MEM_A_DQS_5	MEM A DQS N<5>	7 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS P<6>	7 21 63
MEM_A_DQS6	MEM_70D	MEM_A_DQS_6	MEM A DQS N<6>	7 21 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS P<7>	7 63
MEM_A_DQS7	MEM_70D	MEM_A_DQS_7	MEM A DQS N<7>	7 63
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK P<0>	7 22 24
MEM_B_CLK0	MEM_70D	MEM_CLK	MEM B CLK N<0>	7 22 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK P<1>	7 23 24
MEM_B_CLK1	MEM_70D	MEM_CLK	MEM B CLK N<1>	7 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B CS_L<1..0>	7 22 23 24
MEM_B_CTRL	MEM_40S	MEM_CTRL	MEM B ODT<0>	7 22 23 24 63
MEM_B_CKE0	MEM_40S	MEM_CMD	MEM B CKE<1..0>	7 22 24
MEM_B_CKE1	MEM_40S	MEM_CMD	MEM B CKE<3..2>	7 23 24
MEM_B_CMD0	MEM_40S	MEM_CMD	MEM B CAA<9..0>	7 22 24 63
MEM_B_CMD1	MEM_40S	MEM_CMD	MEM B CAB<9..0>	7 23 24 63
MEM_B_DQ_BYTE0	MEM_40S	MEM_B_DATA_0	MEM B DQ<7..0>	7 63
MEM_B_DQ_BYTE1	MEM_40S	MEM_B_DATA_1	MEM B DQ<15..8>	7 63
MEM_B_DQ_BYTE2	MEM_40S	MEM_B_DATA_2	MEM B DQ<23..16>	7 63
MEM_B_DQ_BYTE3	MEM_40S	MEM_B_DATA_3	MEM B DQ<31..24>	7 63
MEM_B_DQ_BYTE4	MEM_40S	MEM_B_DATA_4	MEM B DQ<39..32>	7 23 63
MEM_B_DQ_BYTE5	MEM_40S	MEM_B_DATA_5	MEM B DQ<47..40>	7 63
MEM_B_DQ_BYTE6	MEM_40S	MEM_B_DATA_6	MEM B DQ<55..48>	7 63
MEM_B_DQ_BYTE7	MEM_40S	MEM_B_DATA_7	MEM B DQ<63..56>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS P<0>	7 63
MEM_B_DQS0	MEM_70D	MEM_B_DQS_0	MEM B DQS N<0>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS P<1>	7 63
MEM_B_DQS1	MEM_70D	MEM_B_DQS_1	MEM B DQS N<1>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS P<2>	7 63
MEM_B_DQS2	MEM_70D	MEM_B_DQS_2	MEM B DQS N<2>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS P<3>	7 63
MEM_B_DQS3	MEM_70D	MEM_B_DQS_3	MEM B DQS N<3>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS P<4>	7 63
MEM_B_DQS4	MEM_70D	MEM_B_DQS_4	MEM B DQS N<4>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS P<5>	7 63
MEM_B_DQS5	MEM_70D	MEM_B_DQS_5	MEM B DQS N<5>	7 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS P<6>	7 23 63
MEM_B_DQS6	MEM_70D	MEM_B_DQS_6	MEM B DQS N<6>	7 23 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS P<7>	7 63
MEM_B_DQS7	MEM_70D	MEM_B_DQS_7	MEM B DQS N<7>	7 63
		MEM_PWR	PP1V2_S3	17 19 20 21 22 23 42
		MEM_PWR	PP0V6_S3 MEM VREFCA A	18 19 20 21
		MEM_PWR	PP0V6_S3 MEM VREFDO A	18 19 20 21
		MEM_PWR	PP0V6_S3 MEM VREFCA B	18 19 22 23
		MEM_PWR	PP0V6_S3 MEM VREFDO B	18 19 22 23

SYNC_MASTER=CONSTRAINTS

SYNC_DATE=09/25/2012

PAGE TITLE

Memory Constraints

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

114 OF 121

SHEET

70 OF 76

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	TOP,BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	TOP,BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_2OTHER
S2_MEM_DQS*	*	*	S2MEM_2OTHER
S2_MEM_CMD	*	*	S2MEM_2OTHER
S2_MEM_CTRL	*	*	S2MEM_2OTHER
S2_MEM_CLK	*	*	S2MEM_2OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM_*	S2_MEM_*	*	S2_2OTHERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT


Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	31 32
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	31 32
S2_MEM_CNTL	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_ODT	32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_WE_L	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	31 32
S2_MEM_CMD	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	31 32
S2_MEM_DQS0	S2_MEM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	31 32
S2_MEM_DQS1	S2_MEM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DM<0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DM<1>	31 32
S2_MEM_A	S2_MEM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	31 32
S2_MEM_DATA_0	S2_MEM_45S	S2_MEM_DATA0	MEM_CAM_DQ<7..0>	31 32
S2_MEM_DATA_1	S2_MEM_45S	S2_MEM_DATA1	MEM_CAM_DQ<15..8>	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	32 64
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	31 32
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	32 64
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	32 64
PPIV35_CAM		S2_MEM_PWR	PPIV35_CAM	31 32
PPOV675_CAM_VREF		S2_MEM_PWR	PPOV675_CAM_VREF	31 32
PPOV675_MEM_CAM_VREFCA		S2_MEM_PWR	PPOV675_MEM_CAM_VREFCA	32
PPOV675_MEM_CAM_VREFDQ		S2_MEM_PWR	PPOV675_MEM_CAM_VREFDQ	32

SYNC MASTER=J41 MLB		SYNC DATE=01/30/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	116 OF 121
		SHEET	72 OF 76



8

7

6

5

4

3

2

1

8

7

6

5

4

3

2

1



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SD_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE		

SD Card Net Properties


ELECTRICAL_CONSTRAINT_SET		NET TYPE		
	PHYSICAL	SPACING		
R114	SDDATA	SD_45SE	SDCONN DATA<0..3>	33 34
R115	SDCLK	SD_45SE	SDCONN CLK	33 34
R116		SD_45SE	SDCONN WP	33 34
R117		SD_45SE	SDCONN CMD	33 34
R118		SD_45SE	SDCONN DETECT L	33 34
R119		SD_45SE	SPI SD SPI CLK	34
R120		SD_45SE	SPI SD SPI CS L	34
R121		SD_45SE	SPI SD SPI MOSI	34
R122		SD_45SE	SPI SD SPI MISO	34
R123		CLK_25M_45S	SDCLK CLK 25M X1	
R124		CLK_25M_45S	SDCLK CLK25M X2 R	34 69

SYNC MASTER=CONSTRAINTS

SYNC DATE=09/25/2012

PAGE TITLE

Project Specific Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

119 OF 121

SHEET

75 OF 76

	8	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

Change List:

<RDAR://COMPONENT/508934> J43 HW EE SCHEMATIC | PROTO 0
<RDAR://COMPONENT/508937> J43 HW EE SCHEMATIC | PROTO 1
<RDAR://COMPONENT/508941> J43 HW EE SCHEMATIC | EVT
<RDAR://COMPONENT/508945> J43 HW EE SCHEMATIC | DVT

Kismet:

afp://kismet.apple.com/Kismet-Projects/J41-J43

Useful Wiki Links:

Schematic Conventions - <https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions>
Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design

MobileMac HW Radar:

<rdar://component/497591>	MobileMac HW	Task
<rdar://component/497587>	MobileMac HW	Schematic
<rdar://component/497585>	MobileMac HW	New Bugs
<rdar://component/497588>	MobileMac HW	Layout
<rdar://component/497590>	MobileMac HW	Investigation
<rdar://component/497589>	MobileMac HW	Architecture

Other Info:


Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations

SYNC_MASTER=J41_MLB

SYNC_DATE=07/03/2012

PAGE_TITLE

Reference

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
121 OF 121

SHEET
76 OF 76