








 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 4 OF 97	

Power Block Diagram	
SYNC_MASTER=N/A	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

8		7		6		5		4		3		2		1																																																																			
D	BOM Variants														D																																																																		
	<table> <tr> <th>BOM NUMBER</th><th>BOM NAME</th><th>BOM OPTIONS</th></tr> <tr> <td>630-9965</td><td>PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG</td></tr> <tr> <td>630-9966</td><td>PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX</td></tr> <tr> <td>630-9967</td><td>PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG</td></tr> <tr> <td>630-9968</td><td>PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX</td></tr> <tr> <td>630-9969</td><td>PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG</td></tr> <tr> <td>630-9970</td><td>PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19</td><td>K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX</td></tr> <tr> <td>085-0736</td><td>K19 MLB DEVELOPMENT</td><td>K19_DEVEL_PVT</td></tr> </table>															BOM NUMBER	BOM NAME	BOM OPTIONS	630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG	630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX	630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG	630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX	630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG	630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX	085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT																																										
BOM NUMBER	BOM NAME	BOM OPTIONS																																																																															
630-9965	PCBA, 2.66GHZ, 256SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XN, CPU_2_66GHZ, FB_256_SAMSUNG																																																																															
630-9966	PCBA, 2.66GHZ, 256HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XP, CPU_2_66GHZ, FB_256_HYNIX																																																																															
630-9967	PCBA, 2.80GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XQ, CPU_2_80GHZ, FB_512_SAMSUNG																																																																															
630-9968	PCBA, 2.80GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XR, CPU_2_80GHZ, FB_512_HYNIX																																																																															
630-9969	PCBA, 3.06GHZ, 512SAM_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XS, CPU_3_06GHZ, FB_512_SAMSUNG																																																																															
630-9970	PCBA, 3.06GHZ, 512HYN_VRAM, HB_AUDIO, K19	K19_COMMON, DEVEL_BOM, EEE_6XT, CPU_3_06GHZ, FB_512_HYNIX																																																																															
085-0736	K19 MLB DEVELOPMENT	K19_DEVEL_PVT																																																																															
K19 BOM Groups																																																																																	
<table> <tr> <th>BOM GROUP</th><th>BOM OPTIONS</th></tr> <tr> <td>K19_COMMON</td><td>ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS</td></tr> <tr> <td>K19_COMMON1</td><td>BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF</td></tr> <tr> <td>K19_COMMON2</td><td>GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP</td></tr> <tr> <td>K19_DEVEL_ENG</td><td>BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN</td></tr> <tr> <td>K19_DEVEL_PVT</td><td>BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN</td></tr> <tr> <td>K19_PROD</td><td>BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN</td></tr> <tr> <td>K19_PROGPARTS</td><td>GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG</td></tr> </table>															BOM GROUP	BOM OPTIONS	K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS	K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF	K19_COMMON2	GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP	K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN	K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN	K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN	K19_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG																																																			
BOM GROUP	BOM OPTIONS																																																																																
K19_COMMON	ALTERNATE, COMMON, K19, K19_COMMON1, K19_COMMON2, K19_PROGPARTS																																																																																
K19_COMMON1	BOOT_MODE_USER, DPMUX_EN_S0, DP_CA_DET_EG_PLD, DP_ESD, EG_PWRSEQ_HW, EXTRACT_BUFF																																																																																
K19_COMMON2	GMUX_1V8, GPUVID_1P00V, GPU_SS_INT, ISL6258A, MCP_B03, MCPSEQ_SMC, MIKEY, MUXGFX, SMC_DEBUG_YES, XDP																																																																																
K19_DEVEL_ENG	BMON_ENG, DEBUG_ADC, GMUX_JTAG, LPCPLUS, VREFMRGN, XDP_CONN																																																																																
K19_DEVEL_PVT	BMON_PROD, LPCPLUS, NO_VREFMRGN, XDP_CONN																																																																																
K19_PROD	BMON_PROD, LPCPLUS_NOT, NO_VREFMRGN																																																																																
K19_PROGPARTS	GMUX_PROG, BOOTROM_PROG, SMC_PROG, TPAD_PROG																																																																																
<table> <tr> <th>BOM GROUP</th><th>BOM OPTIONS</th></tr> <tr> <td>FB_256_SAMSUNG</td><td>VRAM4, VRAM_256_SAMSUNG</td></tr> <tr> <td>FB_256_HYNIX</td><td>VRAM4, VRAM_256_HYNIX</td></tr> <tr> <td>FB_512_SAMSUNG</td><td>VRAM4, VRAM_512_SAMSUNG</td></tr> <tr> <td>FB_512_HYNIX</td><td>VRAM4, VRAM_512_HYNIX</td></tr> </table>															BOM GROUP	BOM OPTIONS	FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG	FB_256_HYNIX	VRAM4, VRAM_256_HYNIX	FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG	FB_512_HYNIX	VRAM4, VRAM_512_HYNIX																																																									
BOM GROUP	BOM OPTIONS																																																																																
FB_256_SAMSUNG	VRAM4, VRAM_256_SAMSUNG																																																																																
FB_256_HYNIX	VRAM4, VRAM_256_HYNIX																																																																																
FB_512_SAMSUNG	VRAM4, VRAM_512_SAMSUNG																																																																																
FB_512_HYNIX	VRAM4, VRAM_512_HYNIX																																																																																
C Bar Code Labels / EEE #'s														C																																																																			
<table> <tr> <th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XN]</td><td>CRITICAL</td><td>EEE_6XN</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XP]</td><td>CRITICAL</td><td>EEE_6XP</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XQ]</td><td>CRITICAL</td><td>EEE_6XQ</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XR]</td><td>CRITICAL</td><td>EEE_6XR</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XS]</td><td>CRITICAL</td><td>EEE_6XS</td></tr> <tr> <td>826-4393</td><td>1</td><td>LBL, P/N LABEL, PCB, 28MM X 6 MM</td><td>[EEE:6XT]</td><td>CRITICAL</td><td>EEE_6XT</td></tr> </table>															PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS	826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT																									
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XN]	CRITICAL	EEE_6XN																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XP]	CRITICAL	EEE_6XP																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XQ]	CRITICAL	EEE_6XQ																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XR]	CRITICAL	EEE_6XR																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XS]	CRITICAL	EEE_6XS																																																																												
826-4393	1	LBL, P/N LABEL, PCB, 28MM X 6 MM	[EEE:6XT]	CRITICAL	EEE_6XT																																																																												
Module Parts																																																																																	
<table> <tr> <th>PART NUMBER</th><th>QTY</th><th>DESCRIPTION</th><th>REFERENCE DES</th><th>CRITICAL</th><th>BOM OPTION</th></tr> <tr> <td>337S3761</td><td>1</td><td>IC, PDC, SL6LA, FPO, 2.66G, 25M, 1066, 60, 3M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_66GHZ</td></tr> <tr> <td>337S3682</td><td>1</td><td>IC, PDC, SL60M, FPO, 2.80G, 25M, 1066, 60, 6M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_2_80GHZ</td></tr> <tr> <td>337S3744</td><td>1</td><td>IC, PDC, SL60H, QP, 3.06G, 35M, 1066, 60, 6M, BGA</td><td>U1000</td><td>CRITICAL</td><td>CPU_3_06GHZ</td></tr> <tr> <td>338S0710</td><td>1</td><td>IC, MCP79MXT-B3, 35X35MM, BGA1437</td><td>U1400</td><td>CRITICAL</td><td>MCP_B03</td></tr> <tr> <td>338S0694</td><td>1</td><td>IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P LQFP</td><td>U3700</td><td>CRITICAL</td><td></td></tr> <tr> <td>338S0654</td><td>1</td><td>IC, FMA43-E, 13048 PHY/DHC1 130M/PCI-E, 12</td><td>U4100</td><td>CRITICAL</td><td></td></tr> <tr> <td>341S2384</td><td>1</td><td>IR, ENCORE II, CY7C63803-LQXC</td><td>U4800</td><td>CRITICAL</td><td></td></tr> <tr> <td>338S0563</td><td>1</td><td>IC, SMC, HS8/2117, 9MMX9MM, TLP</td><td>U4900</td><td>CRITICAL</td><td>SMC_BLANK</td></tr> <tr> <td>341S2462</td><td>1</td><td>IC, SMC, DEVELOPMENT, K19</td><td>U4900</td><td>CRITICAL</td><td>SMC_PROG</td></tr> <tr> <td>341S2503</td><td>1</td><td>IC, PSOC +W/USB, 56PIN, MLF, K19</td><td>U5701</td><td>CRITICAL</td><td>TPAD_PROG</td></tr> <tr> <td>335S0384</td><td>1</td><td>IC, 32MBIT 8-PIN SPI SERIAL FLASH, SOIC8</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_BLANK</td></tr> <tr> <td>341S2456</td><td>1</td><td>IC, EFI ROM, DEVELOPMENT, K19</td><td>U6100</td><td>CRITICAL</td><td>BOOTROM_PROG</td></tr> <tr> <td>338S0554</td><td>1</td><td>IC, GPU</td></tr></table>	PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION	337S3761	1	IC, PDC, SL6LA, FPO, 2.66G, 25M, 1066, 60, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ	337S3682	1	IC, PDC, SL60M, FPO, 2.80G, 25M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_2_80GHZ	337S3744	1	IC, PDC, SL60H, QP, 3.06G, 35M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_3_06GHZ	338S0710	1	IC, MCP79MXT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03	338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P LQFP	U3700	CRITICAL		338S0654	1	IC, FMA43-E, 13048 PHY/DHC1 130M/PCI-E, 12	U4100	CRITICAL		341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL		338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK	341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROG	341S2503	1	IC, PSOC +W/USB, 56PIN, MLF, K19	U5701	CRITICAL	TPAD_PROG	335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK	341S2456	1	IC, EFI ROM, DEVELOPMENT, K19	U6100	CRITICAL	BOOTROM_PROG	338S0554	1	IC, GPU
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION																																																																												
337S3761	1	IC, PDC, SL6LA, FPO, 2.66G, 25M, 1066, 60, 3M, BGA	U1000	CRITICAL	CPU_2_66GHZ																																																																												
337S3682	1	IC, PDC, SL60M, FPO, 2.80G, 25M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_2_80GHZ																																																																												
337S3744	1	IC, PDC, SL60H, QP, 3.06G, 35M, 1066, 60, 6M, BGA	U1000	CRITICAL	CPU_3_06GHZ																																																																												
338S0710	1	IC, MCP79MXT-B3, 35X35MM, BGA1437	U1400	CRITICAL	MCP_B03																																																																												
338S0694	1	IC, RTL8251CA-VB-GR, GIGE TRANSCEIVER, 48P LQFP	U3700	CRITICAL																																																																													
338S0654	1	IC, FMA43-E, 13048 PHY/DHC1 130M/PCI-E, 12	U4100	CRITICAL																																																																													
341S2384	1	IR, ENCORE II, CY7C63803-LQXC	U4800	CRITICAL																																																																													
338S0563	1	IC, SMC, HS8/2117, 9MMX9MM, TLP	U4900	CRITICAL	SMC_BLANK																																																																												
341S2462	1	IC, SMC, DEVELOPMENT, K19	U4900	CRITICAL	SMC_PROG																																																																												
341S2503	1	IC, PSOC +W/USB, 56PIN, MLF, K19	U5701	CRITICAL	TPAD_PROG																																																																												
335S0384	1	IC, 32MBIT 8-PIN SPI SERIAL FLASH, SOIC8	U6100	CRITICAL	BOOTROM_BLANK																																																																												
341S2456	1	IC, EFI ROM, DEVELOPMENT, K19	U6100	CRITICAL	BOOTROM_PROG																																																																												
338S0554	1	IC, GPU																																																																															



JTAG Scan Chain

SYNC_MASTER=DORSYNC_DATE=07/22/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 6	OF 97









CPU Power & Ground

SYNC_MASTER=M9B_MLB

SYNC_DATE=11/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	11	97



CPU Decoupling & VID

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A.0.0
SCALE		SHT	OF	REV.
NONE		12	97	



eXtended Debug Port(MiniXDP)

SYNC_MASTER=M98_MLB SYNC_DATE=11/12/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



Current numbers from email Poonacha Kongetira provided 11/30/2007 4:04pm (no official document number).

MCP CPU Interface

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892		REV. A. 0. 0
	SCALE NONE	SHT 14	OF 97	



APPLE INC.



MCP Memory Interface

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



MCP Memory Misc

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 16	OF 97





Network Interface Select	
Interface	ENET_TXD<0>
RGMII	1
MII	0

NOTE: All Apple products set strap to MII, RGMII products will enable feature via software. This avoids a leakage issue since MCP79 requires a S5 pull-up.

RGB DAC Disable:
Okay to float all RGB_DAC signals.
DDC_CLK0/DDC_DATA0 pull-ups still required.

TV DAC Disable:
Okay to float all TV_DAC signals.
Okay to float XTALIN_TV and XTALOUT_TV.
DDC_CLK0/DDC_DATA0 pull-ups still required.

Interface Mode		
MCP Signal	TMDS/HDMI	DisplayPort
=MCP_HDMI_TXC_P/N	TMDS_IG_TXC_P/N	DP_IG_ML_P/N<3>
=MCP_HDMI_TXD_P/N<0>	TMDS_IG_TXD_P/N<0>	DP_IG_ML_P/N<2>
=MCP_HDMI_TXD_P/N<1>	TMDS_IG_TXD_P/N<1>	DP_IG_ML_P/N<1>
=MCP_HDMI_TXD_P/N<2>	TMDS_IG_TXD_P/N<2>	DP_IG_ML_P/N<0>
=MCP_HDMI_DDC_CLK	TMDS_IG_DDC_CLK	DP_IG_DDC_CLK
=MCP_HDMI_DDC_DATA	TMDS_IG_DDC_DATA	DP_IG_DDC_DATA
=MCP_HDMI_HPD	TMDS_IG_HPD	DP_IG_HPD
DP_IG_AUX_CH_P/N	TP_DP_IG_AUX_CH_P/N	DP_IG_AUX_CH_P/N

NOTE: 1M pull-down required on DP_IG_CA_DET if DP not used.
NOTE: 20K pull-down required on DP_HPD_DET.
NOTE: 1K pull-down required on DP_IG_AUX_CH_N if DP is used.
NOTE: HDMI port requires level-shifting. IFP interface can be used to provide HDMI or dual-channel TMDS without level-shifters.

LVDS: Power +VDD_IFPx at 1.8V
Dual-channel TMDS: Power +VDD_IFPx at 3.3V

GPIOs 57-59 (if LCD panel is used):
In MCP79 these pins have undocumented internal pull-ups (~10K to 3.3V S0). To ensure pins are low by default, pull-downs (1K or stronger) must be used.

=DVI_HPD_GMUX_INT:
Alias to DVI_HPD for systems using IFP for DVI.
Alias to GMUX_INT for systems with GMUX.
Alias to HPLUG_DET2 for other systems.
Pull-down (20k) required in all cases.

MCP Ethernet & Graphics

SYNC_MASTER=T18_MLB

SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE

SHT 18


OF 97



If all SATA_Ax & Bx pins are not used, ground DVDD0_SATA and AVDD0_SATA.
If all SATA_Cx pins are not used, ground DVDD1_SATA and AVDD1_SATA.

MCP SATA & USB		
SYNC_MASTER=T18_MLB		SYNC_DATE=12/12/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 20	OF 97



BIOS Boot Select		
I/F	HDA_SDOUT	LPC_FRAME#
LPC	0	0
PCI	0	1
SPI0	1	0
SPI1	1	1

SPI0 = SPI_CS0_L, SPI1 = SPI_CS1_L
R1961 and R2160 selects SPI0 ROM by default, LPC+ debug card pulls LPC_FRAME# high for SPI1 ROM override.
NOTE: MCP79 does not support FWH, only LPC ROMs. So Apple designs will not use LPC for BootROM override.
NOTE: MCP79 rev A01 does not support SPI1 option. Rev B01 will.



BUF_SIO_CLK Frequency		HDA_SYNC
24 MHZ		1
14.31818 MHZ		0

SPI Frequency Select		
Frequency	SPI_D0	SPI_CLK
31 MHZ	0	0
42 MHZ	0	1
25 MHZ	1	0
1 MHZ	1	1

NOTE: Straps not provided on this page.

HDA Output Caps

For EMI Reduction on HDA interface



MCP HDA & MISC

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE: D DRAWING NUMBER: 051-7892 REV: A.0.0

SCALE: NONE SHT: 21 OF: 97



MCP Power & Ground

SYNC_MASTER=T18_MLB SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7892

REV.
A.0.0

SCALE
NONE


SHT
22

OF
97



MCP79 A01 Silicon Support		
SYNC_MASTER=T18_MLB		SYNC_DATE=03/31/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		
SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
SCALE NONE	SHT 23 OF 97	

	APPLE INC.
---	------------



MCP Standard Decoupling

SYNC_MASTER=T18_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 24	OF 97



MCP Graphics Support

SYNC_MASTER=AMASON_M98_MLB

SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	25	97

[illegible]

8

7

6

5

4

3

2

1

RTC Power Sources

Platform Reset Connections

LPC Reset (Unbuffered)

PCIE Reset (Unbuffered)

Reset Button

PP3V42 G3H

PP3V42 G3H

C2803

C2802

C2801

RTC CLK32K XTALOUT

RTC CLK32K XTALIN

RTC CLK32K XTALOUT_R

RTC CLK32K XTALIN

R2810

R2811

Y2810

C2810

C2811

MCP CLK25M XTALOUT

MCP CLK25M XTALIN

MCP CLK25M XTALOUT_R

MCP CLK25M XTALIN

R2815

R2816

Y2815

C2815

C2816

MCP S0 PWRGD & CPU_VLD

PP3V3 S5

MCPSEQ_SMC

TC7SZ08AFEAPE

U2850

MCPSEQ_SMC

R2853

MCPSEQ_MIX

R2852

MCPSEQ_MIX

R2851

MCPSEQ_SMC

R2850

PM SYSRST L

XDP DBRESET L

XDP

R2896

R2897

R2899

C2899

PM SYSRST DEBOUNCE L

DEBUG RESET L

SMC LRESET L

PCIE_RESET L

GMUX PCIE RESET L

PCA9557D RESET L

BKLT PLT RST L

MINI RESET L

CARDREADER PLT RST L

MEM VTT EN R

MEM VTT EN

LPC CLK33M SMC_R

LPC CLK33M SMC

LPC CLK33M LPCPLUS

LPC CLK33M GMUX

PM CLK32K SUSCLK R

PM CLK32K SUSCLK

SB Misc

SYNC_MASTER=DDR

SYNC_DATE=12/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 851-7892

REV. A.0.0

SCALE NONE

SHT 26

OF 97

45 44 43 42 40 26 22 21 8 7

69 64 62 61 50 46

7 8 21 22 26 40 42 43 44 45 46

50 61 62 64 69

91 84 19

37 26 17

10

91 19

91 21

42

13 10

42

21

21

PP3V42 G3H

PP3V42 G3H

C2803

C2802

C2801

RTC CLK32K XTALOUT

RTC CLK32K XTALIN

RTC CLK32K XTALOUT_R

RTC CLK32K XTALIN

R2810

R2811

Y2810

C2810

C2811

MCP CLK25M XTALOUT

MCP CLK25M XTALIN

MCP CLK25M XTALOUT_R

MCP CLK25M XTALIN

R2815

R2816

Y2815

C2815

C2816

MCP S0 PWRGD & CPU_VLD

PP3V3 S5

MCPSEQ_SMC

TC7SZ08AFEAPE

U2850

MCPSEQ_SMC

R2853

MCPSEQ_MIX

R2852

MCPSEQ_MIX

R2851

MCPSEQ_SMC

R2850

PM SYSRST L

XDP DBRESET L

XDP

R2896

R2897

R2899

C2899

PM SYSRST DEBOUNCE L

DEBUG RESET L

SMC LRESET L

PCIE_RESET L

GMUX PCIE RESET L

PCA9557D RESET L

BKLT PLT RST L

MINI RESET L

CARDREADER PLT RST L

MEM VTT EN R

MEM VTT EN

LPC CLK33M SMC_R

LPC CLK33M SMC

LPC CLK33M LPCPLUS

LPC CLK33M GMUX

PM CLK32K SUSCLK R

PM CLK32K SUSCLK

SB Misc

SYNC_MASTER=DDR

SYNC_DATE=12/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 851-7892

REV. A.0.0

SCALE NONE

SHT 26

OF 97

45 44 43 42 40 26 22 21 8 7

69 64 62 61 50 46

7 8 21 22 26 40 42 43 44 45 46

50 61 62 64 69

91 84 19

37 26 17

10

91 19

91 21

42

13 10

42

21

21

PP3V42 G3H

PP3V42 G3H

C2803

C2802

C2801

RTC CLK32K XTALOUT

RTC CLK32K XTALIN

RTC CLK32K XTALOUT_R

RTC CLK32K XTALIN

R2810

R2811

Y2810

C2810

C2811

MCP CLK25M XTALOUT

MCP CLK25M XTALIN

MCP CLK25M XTALOUT_R

MCP CLK25M XTALIN

R2815

R2816

Y2815

C2815

C2816

MCP S0 PWRGD & CPU_VLD

PP3V3 S5

MCPSEQ_SMC

TC7SZ08AFEAPE

U2850

MCPSEQ_SMC

R2853

MCPSEQ_MIX

R2852

MCPSEQ_MIX

R2851

MCPSEQ_SMC

R2850

PM SYSRST L

XDP DBRESET L

XDP

R2896

R2897

R2899

C2899

PM SYSRST DEBOUNCE L

DEBUG RESET L

SMC LRESET L

PCIE_RESET L

GMUX PCIE RESET L

PCA9557D RESET L

BKLT PLT RST L

MINI RESET L

CARDREADER PLT RST L

MEM VTT EN R

MEM VTT EN

LPC CLK33M SMC_R

LPC CLK33M SMC

LPC CLK33M LPCPLUS

LPC CLK33M GMUX

PM CLK32K SUSCLK R

PM CLK32K SUSCLK

SB Misc

SYNC_MASTER=DDR

SYNC_DATE=12/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 851-7892

REV. A.0.0

SCALE NONE

SHT 26

OF 97

45 44 43 42 40 26 22 21 8 7

69 64 62 61 50 46

7 8 21 22 26 40 42 43 44 45 46

50 61 62 64 69

91 84 19

37 26 17

10

91 19

91 21

42

13 10

42

21

21

PP3V42 G3H

PP3V42 G3H

C2803

C2802

C2801

RTC CLK32K XTALOUT

RTC CLK32K XTALIN

RTC CLK32K XTALOUT_R

RTC CLK32K XTALIN

R2810

R2811

Y2810

C2810

C2811

MCP CLK25M XTALOUT

MCP CLK25M XTALIN

MCP CLK25M XTALOUT_R

MCP CLK25M XTALIN

R2815

R2816

Y2815

C2815

C2816

MCP S0 PWRGD & CPU_VLD

PP3V3 S5

MCPSEQ_SMC

TC7SZ08AFEAPE

U2850

MCPSEQ_SMC

R2853

MCPSEQ_MIX

R2852

MCPSEQ_MIX

R2851

MCPSEQ_SMC

R2850

PM SYSRST L

XDP DBRESET L

XDP

R2896

R2897

R2899

C2899

PM SYSRST DEBOUNCE L

DEBUG RESET L

SMC LRESET L

PCIE_RESET L

GMUX PCIE RESET L

PCA9557D RESET L

BKLT PLT RST L

MINI RESET L

CARDREADER PLT RST L

MEM VTT EN R

MEM VTT EN

LPC CLK33M SMC_R

LPC CLK33M SMC

LPC CLK33M LPCPLUS

LPC CLK33M GMUX

PM CLK32K SUSCLK R

PM CLK32K SUSCLK

SB Misc

SYNC_MASTER=DDR

SYNC_DATE=12/15/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.


SIZE D

DRAWING NUMBER 851-7892

REV. A.0.0

SCALE NONE

SHT 26

[illegible]

This figure displays three detailed circuit board schematics for various components, organized by grid coordinates (A-D horizontally, 1-8 vertically).

RTC Power Sources:

- Shows connections for PP3V42 G3H.
- Includes capacitors C2803 (4.7uF), C2802 (4.7uF), and C2801 (0.1uF).

RTC Crystal:

- Features RTC CLK32K XTALOUT and XTALIN pins.
- Includes resistors R2811 (10M) and R2810 (5k).
- Includes capacitor C2810 (12pF) and crystal Y2810 (32.768K).

MCP 25MHz Crystal:

- Features MCP CLK25M XTALOUT and XTALIN pins.
- Includes resistors R2815 (5k) and R2816 (1/16W).
- Includes capacitor C2815 (12pF) and crystal Y2815 (25.0000M).

MCP S0 PWRGD & CPU_VLD:

- Shows connections for PP3V3 S5.
- Includes components like TC7SZ08AFEAPE, U2850, and various resistors (R2853, R2852, R2851, R2850).
- Includes capacitors C2850 (0.1uF) and C2851 (12pF).

Platform Reset Connections:



- LPC Reset (Unbuffered):** Shows LPC RESET L connection with resistor R2881 (5k) and capacitor C2883 (1/16W).
- PCIE Reset (Unbuffered):** Shows PCIE_RESET_L connection with multiple resistors (R2890-R2895) and capacitors (C2890-C2895).

Reset Button:

- Shows connections for PM SYSRST L and XDP DBRESET L.
- Includes components like XDP, R2896, R2897, R2899, C2899, and a 10k pull-up resistor.

SB Misc:

- Contains a NOTICE OF PROPRIETARY PROPERTY section.
- Includes a table with columns: SIZE, DRAWING NUMBER, REV., SCALE, SHEET, OF, and PART.

[illegible][illegible][illegible]

Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PP3V3_S5_VREFMRGN
- =PPVIT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN

NO_VREFMRGN

DAC channel

Min DAC code

Max DAC code

Max sink I

Max source I

Nominal Vref

Min Vref

Max Vref

Vref Stepping

(per DAC LSB)

MEM A VREF DQ

A

B

MEM A VREF CA

A

B

MEM B VREF DQ

A

B

MEM B VREF CA


C

D

CPU FSB VREF

FRAME BUFFER VREF

S0-DIMM A and S0-DIMM B Vref settings should be margined separately (i.e. not simultaneously) due to current limitation of TPS51116 regulator.



Required zero ohm resistors when no VREF margining circuit stuffed

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2903	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2905	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2909	CRITICAL	NO_VREFMRGN
116S0004	1	RES,MTL FILM,0,5%,0402,SM,LF	R2911	CRITICAL	NO_VREFMRGN

FSB/DDR3/FRAMEBUF Vref Margining

SYNC_MASTER=DDR SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 27 OF 97



Page Notes

Power aliases required by this page:

- PP1V5_S3_MEM_A
- PP1V5_S3_MEM_A
- PP0V75_S3_MEM_VTT_A
- PPSPD_S3_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:


- I2C_SODIMM_SCL
- I2C_SODIMM_SDA

BOM options provided by this page:

(NONE)

"Factory" (top) slot

DDR3 S0-DIMM Connector A		
SYNC_MASTER=DDR		
SYNC_DATE=07/22/2008		
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		



5V S3 WLAN FET

Part	TPCP8102
Type	P-Channel
Rds(on)	14 mOhm @4.5V
Loading	0.8 A (EDP)

AIRPORT

ALS
CAMERA

BLUETOOTH

Right Clutch Connector

SYNC_MASTER=MUXGFX SYNC_DATE=12/08/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

DRAWING NUMBER

REV.

D

051-7892

A.0.0

SCALE

SHT


OF

REV.

NONE

31

97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
516-0225	1	CONN, SD CARD READER, OPTN B	J3500	CRITICAL	

SECUREDIGITAL CARD READER

SYNC_MASTER=VEMURI SYNC_DATE=01/30/2009

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 32	OF 97



Configuration Settings:


PHYAD	= 01 (PHY Address 00001)
AN[1:0]	= 11 (Full auto-negotiation)
RXDLY	= 0 (RXCLK transitions with data)
TXDLY	= 0 (No TXCLK Delay)

Ethernet PHY (RTL8211CL)		
SYNC_MASTER=SUMA_M98_MLB		SYNC_DATE=07/01/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 33	OF 97

Page Notes

Power aliases required by this page:
(NONE)
Signal aliases required by this page:
(NONE)
BOM options provided by this page:
(NONE)



Ethernet Connector

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	35	97


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/14/03)

- Port "1" Bilingual (1394B)



C




The diagram illustrates the genomic structure of the R4390 gene region. It shows several exons represented by boxes and introns represented by lines. Key features include:

- PP3V3_S5**: A region spanning from approximately 37 kb to 33 kb.
- PP2V4_FW_LATEVG**: A region spanning from approximately 33 kb to 32 kb.
- M1N_VL_WT1-3_38 bp**: A specific variant region located between the two main gene structures.
- Scale Bar**: Indicates a distance of 37 kb.
- Legend**: Defines **SYNC_MASTER=SENSOR** and **SYNC_DATE=08/14/2008**.



 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A. 0. 0
	SCALE NONE	SHT OF 38 OF 97	






ODD Power Control

SATA ODD Port

SATA HDD Port

SATA Connectors		
SYNC_MASTER=PWRSQNC		SYNC_DATE=12/04/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 39	OF 97



External USB Connectors

SYNC_MASTER=M9B_MLB SYNC_DATE=11/14/2008


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART







LPC+SPI Debug Connector

SYNC_MASTER=CHANGZHANG SYNC_DATE=05/09/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		44	97



Current & Voltage Sensing		
SYNC_MASTER=SENSOR		SYNC_DATE=08/14/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 46	OF 97



Current Sensing

SYNC_MASTER=YUN_K19_MLB

SYNC_DATE=12/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D


SCALE NONE

DRAWING NUMBER 051-7892

SHT 47

OF 97


REV. A.0.0



Note: EMC1413 can perform Beta Compensation for External Diode 1 only

Thermal Sensors		
SYNC_MASTER=YUN_K19_MLB		SYNC_DATE=12/22/2008
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 48	OF 97



Fan Connectors

SYNC_MASTER=M87_MLB

SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


DRAWING NUMBER
051-7892

REV.
A.0.0

SCALE
NONE

SHT
49

OF
97



IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
3V3 LDO	VDD	80UA	10 OHM	0.204 V	16.32E-6 W
	VOUT	60MA MAX	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

PSOC PROGRAMMING CONNECTOR

TEST POINTS ARE FOR ON BOARD PROGRAMMING

TPAD_DEBUG

APN 518S0430

J5702

FH19C-4S-0.5SH25

NC X 5

1

2

3


4

ISPP CLOCK


ISPP DATA

NC X 6


ISOLATION CIRCUIT




TPAD BUTTONS DISABLE



KEYBOARD CONNECTOR



SMC_MANUAL_RESET LOGIC



WELLSPRING 1

SYNC_MASTER=AMASON_M98_MLB SYNC_DATE=06/18/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 50 OF 97







DEBUG SENSORS AND ADC

SYNC_MASTER=DDR SYNC_DATE=12/19/2008


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



MCP79 SPI Frequency Select		
Frequency	SPI_MOSI	SPI_CLK
31 MHz	0	0
42 MHz	0	1
25 MHz	1	0
1 MHz	1	1

25MHz is selected with R5190 and R5191
Any of the 4 frequencies can be selected
with R6190, R6191, R5190 and R5191

SPI ROM

SYNC_MASTER=CHANG_M98_MLB

SYNC_DATE=07/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SCALE
NONE


SIZE
D

DRAWING NUMBER
051-7892

SHT
54

REV.
A.0.0

OF
97



NOTES ON CODEC I/O

DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS

AUDIO: CODEC/REGULATOR


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	55	97



LINE INPUT VOLTAGE DIVIDER

CODEC RIN = 20K OHMS
NET RIN = 20K OHMS
FC = 8 HZ
VIN = 2VRMS, CODEC VIN = 1.21 VRMS

AUDIO: LINE INPUT FILTER

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE D	DRAWING NUMBER 051-7892	REV. A. 0. 0
SCALE NONE	SHT 56	OF 97



AUDIO: HEADPHONE FILTER

```
SYNC_MASTER=AUDIO
```

SYNC_DATE=03/16/2009

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

SIZE	DRAWING NUMBER
------	----------------

051-7892

V.

A.6.6







SCALE

NONE

SHT

OF



--	--



AUDIO: SPEAKER AMP	
SYNC_MASTER=AUDIO	SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
	SCALE	SHT	OF
	NONE	58	97

AUDIO JACK 1 LO/HP JACK, SPDIF TX




MIC CONNECTOR

APN: 518S0520




SPEAKER CONNECTOR

APN: 518S0519



APN: 518S0521




AUDIO JACK 2 LINE IN JACK, SPDIF RX

AUDIO: JACKS		
SYNC_MASTER=AUDIO		SYNC_DATE=03/16/2009
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		




APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	59	97




MagSafe DC Power Jack




The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.

3.425V "G3Hot" Supply

Supply needs to guarantee 3.31V delivered to SMC VRef generator



BATTERY CONNECTOR



DC-In & Battery Connectors

SYNC_MASTER=YUN_K19_MLB SYNC_DATE=12/16/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	61	97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S1811	1	IC, ISL6258, BAT CHARGER, 28P, 4X4, QFN, L	U7000	CRITICAL	ISL6258
353S1832	1	IC, ISL6258A, BAT CHARGER, 4X4MM, QFN28	U7000	CRITICAL	ISL6258A

2S Battery Default
3S Battery Default

PBus Supply & Battery Charger

SYNC_MASTER=M99_MLB

SYNC_DATE=12/10/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

62

OF

97



DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	2-Phase	CCM
0	1	0	1-Phase	CCM
1	0	1	1-Phase	DCM
1	0	0	1-Phase	DCM

IMVP6 CPU VCore Regulator

SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	63	97



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
152S0778	152S0693		ALL	Cyntec alternate to MagLayers

- M99 differences from last sync on 11/01/07 to M88 MLB:
1. L7260 changed from M88 MLB inductors to 152S0693.
 2. Q7220 changed to 372S0512. Q7225 changed to 376S0511.
 3. U7200 changed to 353S2087.
 4. Added R7200, R7220, R7221, R7260, R7261, C7201.

5V / 3.3V Power Supply

SYNC_MASTER=PWR5QNC

SYNC_DATE=12/17/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 64	OF 97



1.5V DDR3 Supply

SYNC_MASTER=DDR

SYNC_DATE=12/05/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A.0.0
SCALE		SHT	OF	REV.
NONE		65	97	



VID<2:0>	VOLTAGE
000	1.05V
001	1.00V
010	0.95V
011	0.90V
100	0.85V
101	0.80V
110	0.75V
111	0.70V

MCP CORE REGULATOR

SYNC_MASTER=M9B_MLB

SYNC_DATE=11/14/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		66	97



M99 differences from last sync on 12/03/07 to T18 MLB:
1. Tied THERMAL_PAD to PGND. GND and THERMAL_PAD disconnected.

CPU VTT / 1V05 S0 Power Supply

SYNC_MASTER=M99_MLB

SYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER		REV.
	D	051-7892		A.0.0
SCALE		SHT	OF	
NONE		67	97	



Misc Power Supplies

SYNC_MASTER=M99_MLBSYNC_DATE=12/14/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 68	OF 97





3.3V S3 FET	
MOSFET	FDC638P
CHANNEL	P-TYPE
RDS(ON)	48 mOhm @4.5V
LOADING	0.087 A (EDP)

3.3V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	2.9 A (EDP)

3.3V GPU FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 mOhm @4.5V
LOADING	1.1 A (EDP)
BOM_OPTION	EG


5.0V S0 FET	
MOSFET	FDC606P
CHANNEL	P-TYPE
RDS(ON)	26 MOHM @4.5V
LOADING	1.7 A (EDP)

1.5V S0 FET	
MOSFET	Rome SenseFET
CHANNEL	N-TYPE
RDS(ON)	6.3 mOhm @4.5V
LOADING	5.4 A (EDP)

MCP79 DDR pad leakage is high enough that nvidia recommends unpowering during sleep. In order to support unpowering rail, hardware must guarantee MEM_CKE signals are low before rail is turned off, and remains low until after rail turns back on or DIMMs will exit self-refresh prematurely. MEM_VTT_EN output from MCP79 used to enable clamp on VTT rail, which pulls all CKE signals low through VTT termination resistors.

Power FETs	
SYNC_MASTER=DOR	SYNC_DATE=12/05/2008
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 78 OF 97	



Power aliases required by this page:
- =PP1V2_GPU_PEX_PLLXVDD
- =PP1V2_GPU_PEX_I0VDDQ
- =PP1V2_GPU_PEX_I0VDD

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

NV G96 PCI-E

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D DRAWING NUMBER 051-7892 REV. A.0.0

SCALE NONE SHT 71 OF 97



Page Notes

Power aliases required by this page:

- =PPVCORE_GPU
- =PP1V8_GPU_FBVDDQ

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)

NV G96 Core/FB Power

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE		SHT	OF
NONE		72	97

Power aliases required by this page:

- PP1V2_GPU_FBPLLAADD
- PP1V8_GPU_FBIO


Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)


SYMBOL 3 OF 9






PLACEMENT NOTE=Place close to U8000.^{1/16W} MF-LF 402

PLACEMENT NOTE=Place close to U8000

PLACEMENT NOTE=Place close to U80000.



	GPU	FB	VREF	UNT
1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11				
12				
13				
14				
15				
16				
17				
18				
19				
20				
21				
22				
23				
24				
25				
26				
27				
28				
29				
30				
31				
32				
33				
34				
35				
36				
37				
38				
39				
40				
41				
42				
43				
44				
45				
46				
47				
48				
49				
50				
51				
52				
53				
54				
55				
56				
57				
58				
59				
60				
61				
62				
63				
64				
65				
66				
67				
68				
69				
70				
71				
72				
73				
74				
75				
76				
77				
78				
79				
80				
81				
82				
83				
84				
85				
86				
87				
88				
89				
90				
91				
92				
93				
94				
95				
96				
97				
98				
99				
100				



NV G96 Frame Buffer T/E

SYNC MASTER=MUXGEX SYNC DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE TMO

SIZ

DRAWING NUMBER

REV.

SCALE	

SHT

--	--

Page Notes

Power aliases required by this page:

- =PP1V8_S0_FB_VDD
- =PP1V8_S0_FB_VREFA

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
VRAM4

GDDR3 Frame Buffer A (Top)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE



NONE

SHT

74

OF

97



SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE


NONE

SHT

74

OF

97



8

7

6

5

4

3

2

1

Page Notes

Power aliases required by this page:


- =PP3V3_GPU_VDD33
- =PP3V3_GPU_MIO
- =PP1V2_GPU_PLLVDD
- =PP1V2_GPU_H_PLLVDD
- =PP1V2_GPU_VID_PLLVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



OMIT
U8000
NB9P-GS
BGA
SYMBOL 6 OF 9

GPI00	K1	NC GPU GPIO_0	B1	77
GPI01	K2	DP EG_HPD	B1	77 81
GPI02	K3	TP LVDS EG_BKL_PWM	B1	77 84
GPI03	H3	EG_LCD_PWR_EN	B1	77 84
GPI04	H2	EG_BKLT_EN	B1	77
GPI05	H1	TP_GPU_GSTATE<0>	B1	77
GPI06	H4	GPU_GPIO_6	B1	77
GPI07	H5	GPI07_F8VDD_ALTVO	B1	77 83
GPI08	H6	SMC GFX_OVERTEMP_R_L	B1	77
GPI09	J7	SMC GFX_THROTTLE_R_L	B1	77
GPI010	K4	FB_VREF_UNTERM	B1	73 74 75 77
GPI011	K5	GPU_VCORE_VID0	B1	77 79
GPI012	H7	GPU_VCORE_VID1	B1	77 79
GPI013	J4	GPU_VCORE_VID2	B1	77 79
GPI014	J6	TP_GPU_VCORE_VID3	B1	77
GPI015	L1	NC_GPU_GPIO_15	B1	77
GPI016	L2	GPU_GPIO_16	B1	77
GPI017	L4	NC_GPU_GPIO_17	B1	77
GPI018	M4	NC_GPU_GPIO_18	B1	77
GPI019	L7	NC_GPU_GPIO_19	B1	77
GPI020	L5	NC_GPU_GPIO_20	B1	77
GPI021	K6	NC_GPU_GPIO_21	B1	77
GPI022	L6	NC_GPU_GPIO_22	B1	77
GPI023	M6	NC_GPU_GPIO_23	B1	77
HDA_SDI	C7	NC_CPU_HDA_SDI	B1	77
HDA_SDO	B7	NC_CPU_HDA_SDO	B1	77
HDA_SYNC	A7	NC_CPU_HDA_SYNC	B1	77
HDA_BCLK	D7	NC_CPU_HDA_BCLK	B1	77
HDA_RST*	D6	NC_CPU_HDA_RST_L	B1	77
SPDIF	A5	NC_GPU_SPDIF	B1	77
BUFRST*	A4	TP_GPU_BUFRST_L	B1	77
JTAG_TCK	AP14	JTAG_MCP_TCK	B1	6 13 21
JTAG_TDI	AN14	GPU_JTAG_TDI	B1	6
JTAG_TDO	AN16	TP_GPU_JTAG_TDO	B1	6
JTAG_TMS	AR14	GPU_JTAG_TMS	B1	6
JTAG_TRST*	AP16	JTAG_MCP_TRST_L	B1	6 13 21
MIOA_CLKIN	N4	NC_GPU_MIOA_CLKIN	B1	77
MIOA_CLKOUT	R4	NC_GPU_MIOA_CLKOUT_P	B1	77
MIOA_CLKOUT*	T4	NC_GPU_MIOA_CLKOUT_N	B1	77
MIOA_CTL3	P5	NC_GPU_MIOA_CTL3	B1	77
MIOA_DE	N2	TP_GPU_MIOA_DE	B1	77
MIOA_D0	N1	TP_GPU_MIOA_D<0>	B1	77
MIOA_D1	P4	TP_GPU_MIOA_D<1>	B1	77
MIOA_D2	P1	TP_GPU_MIOA_D<2>	B1	77
MIOA_D3	P2	TP_GPU_MIOA_D<3>	B1	77
MIOA_D4	P3	TP_GPU_MIOA_D<4>	B1	77
MIOA_D5	T3	TP_GPU_MIOA_D<5>	B1	77
MIOA_D6	T2	TP_GPU_MIOA_D<6>	B1	77
MIOA_D7	T1	TP_GPU_MIOA_D<7>	B1	77
MIOA_D8	U4	TP_GPU_MIOA_D<8>	B1	77
MIOA_D9	U1	TP_GPU_MIOA_D<9>	B1	77
MIOA_D10	U2	NC_GPU_MIOA_D<10>	B1	77
MIOA_D11	U3	NC_GPU_MIOA_D<11>	B1	77
MIOA_D12	R6	NC_GPU_MIOA_D<12>	B1	77
MIOA_D13	T6	NC_GPU_MIOA_D<13>	B1	77
MIOA_D14	N6	NC_GPU_MIOA_D<14>	B1	77
MIOA_HSYNC	N3	NC_GPU_MIOA_HSYNC	B1	77
MIOA_VSYNC	L3	NC_GPU_MIOA_VSYNC	B1	77
MIOB_CLKIN	AE1	NC_GPU_MIOB_CLKIN	B1	77
MIOB_CLKOUT	V4	NC_GPU_MIOB_CLKOUT_P	B1	77
MIOB_CLKOUT*	W4	NC_GPU_MIOB_CLKOUT_N	B1	77
MIOB_CTL3	W3	NC_GPU_MIOB_CTL3	B1	77
MIOB_DE	Y5	NC_GPU_MIOB_DE	B1	77
MIOB_D0	Y1	NC_GPU_MIOB_D<0>	B1	77
MIOB_D1	Y2	NC_GPU_MIOB_D<1>	B1	77
MIOB_D2	Y3	NC_GPU_MIOB_D<2>	B1	77
MIOB_D3	AB3	NC_GPU_MIOB_D<3>	B1	77
MIOB_D4	AB2	NC_GPU_MIOB_D<4>	B1	77
MIOB_D5	AB1	NC_GPU_MIOB_D<5>	B1	77
MIOB_D6	AC4	NC_GPU_MIOB_D<6>	B1	77
MIOB_D7	AC1	NC_GPU_MIOB_D<7>	B1	77
MIOB_D8	AC2	NC_GPU_MIOB_D<8>	B1	77
MIOB_D9	AC3	NC_GPU_MIOB_D<9>	B1	77
MIOB_D10	AE3	NC_GPU_MIOB_D<10>	B1	77
MIOB_D11	AE2	NC_GPU_MIOB_D<11>	B1	77
MIOB_D12	U6	NC_GPU_MIOB_D<12>	B1	77
MIOB_D13	W6	NC_GPU_MIOB_D<13>	B1	77
MIOB_D14	Y6	NC_GPU_MIOB_D<14>	B1	77
MIOB_D15	W5	GPU_STRAP<0>	B1	77
MIOB_D16	W7	GPU_STRAP<1>	B1	77
MIOB_D17	V7	GPU_STRAP<2>	B1	77
MIOB_HSYNC	W1	NC_GPU_MIOB_HSYNC	B1	77
MIOB_VSYNC	W2	NC_GPU_MIOB_VSYNC	B1	77
THERMDP	B5	GPU_TDIODE_P	B1	48 77 96
THERMDN	B4	GPU_TDIODE_N	B1	48 77 96
PGOOD_OUT*	C5	TP_GPU_PGOOD_OUT_L	B1	77

NV G96 GPIO/MIO/Misc

SYNC_MASTER=MUXGFX

SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7892

REV.


A.0.0

SHT


76

OF

97



GPU VCore Regulator



GPU VCore Setpoints

VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	1	1	1	0.90125V	K19	-	-
1	1	1	0	0.92700V	-	K19	-
1	0	1	1	1.00425V	-	-	K19

Other VID states may not be valid

K19 Default Vcore Setpoints

BOM GROUP	BOM OPTIONS
GPUVID_0P90V	GPUVID2_1, GPUVID1_1, GPUVID0_1
GPUVID_1P00V	GPUVID2_0, GPUVID1_1, GPUVID0_1

GPU (G96) CORE SUPPLY


SYNC_MASTER=M87_MLB SYNC_DATE=10/17/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



SIZE	DRAWING NUMBER	REV.
D	051-7892	A.0.0
SCALE	SHT	OF
NONE	79	97



LVDS Display Connector

SYNC_MASTER=DOR

SYNC_DATE=12/19/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
SCALE	SHT	OF	
NONE	80	97	



DisplayPort Connector

SYNC_MASTER=MUXGFXSYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7892	A.0.0
	SCALE	SHT	OF
	NONE	82	97



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S2312	1	IC, ISL6236, DUAL PWM CTRL, QFN32	U9500	CRITICAL	

1.1V / 1V8 FB Power Supply

SYNC_MASTER=MUXGFX

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SYNC_DATE=07/10/2008

APPLE INC.

SIZE D


DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE

SHT 83

OF 97



GMUX CPLD

LVDS Receiver Termination

PLACEMENT_NOTE=Place at U9200 (All 14 resistors)

Required Pullups

Required Pulldowns

Graphics MUX (GMUX)

SYNC_MASTER=MUXGFX SYNC_DATE=07/10/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
336S9025	1	IC, XP2-5, HF, CPLD, BLANK	U9600	CRITICAL	GMUX_SK_BLANK
341S2479	1	IC, CPLD, LATTICE, 132CSBGA, K19	U9600	CRITICAL	GMUX_PROG

SIZE D	DRAWING NUMBER 051-7892		REV. A.0.0
	SCALE NONE	SHT 84	OF 97



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S2670	1	IC, LP8543, WHT LED BKL, PROD	U9701	CRITICAL	

LCD BACKLIGHT DRIVER

SYNC_MASTER=DDR

SYNC_DATE=12/12/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D


SCALE
NONE

DRAWING NUMBER
051-7892

SHT
85

REV.
A.0.0

OF
97



LCD Backlight Support

SYNC_MASTER=YITE_M9B_MLB SYNC_DATE=07/02/2008

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 86	OF 97



Misc Power Supplies

SYNC_MASTER=MUXGFX SYNC_DATE=02/01/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A.0.0
	SCALE NONE	SHT 87	OF 97

8

7

6

5

4

3

2

1

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
FSB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
FSB_DSTB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	*	=2X_DIELECTRIC	?
FSB_DSTB	*	=3X_DIELECTRIC	?
FSB_ADDR	*	=STANDARD	?
FSB_ADSTB	*	=2X_DIELECTRIC	?
FSB_1X	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
FSB_DATA	TOP,BOTTOM	=4X_DIELECTRIC	?
FSB_DSTB	TOP,BOTTOM	=5X_DIELECTRIC	?
FSB_ADDR	TOP,BOTTOM	=3X_DIELECTRIC	?
FSB_ADSTB	TOP,BOTTOM	=4X_DIELECTRIC	?
FSB_1X	TOP,BOTTOM	=3X_DIELECTRIC	?

All 4x/2x/1x FSB signals with impedance requirements are 50-ohm single-ended.

FSB 4X signals / groups shown in signal table on right.
Signals within each 4x group should be matched within 5 ps of strobe.
DSTB# complementary pairs should be matched within 1 ps of each other, all DSTB#s matched to +/- 300 ps.
Spacing is 2x dielectric between DATA#, DINV# signals, with 3x dielectric spacing to the DSTB#s.
DSTB# complementary pairs are spaced normally and are NOT routed as differential pairs.

FSB 2X signals / groups shown in signal table on right.
Signals within each 2x group should be matched within 20 ps. ADTSB#s should be matched +/- 300 ps.
Spacing is 1x dielectric between ADDR#, REQ# signals, with 2x dielectric spacing to ADSTB#.

FSB 1X signals shown in signal table on right.
Signals within each 1x group should be matched to CPU clock, +/-1000 mils.

Design Guide recommends each strobe/signal group is routed on the same layer.
Intel Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Intel Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 1.5 (#22294), Sections 4.2 & 4.3

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	25 MIL	?
CPU_GTLREF	*	25 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?

SR DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2
SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

MCP FSB COMP Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MCP_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MCP_FSB_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.4

FSB Clock Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_FSB_1000	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	*	=3X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_FSB	TOP,BOTTOM	=4X_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v01), Section 2.2.5

CPU / FSB Net Properties

FSB 4X Signal Groups

FSB 2X Signals

FSB 1X Signals

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB D L<15..0>	7 10 14
FSB_DATA_GROUP0	FSB_50S	FSB_DATA	FSB DINV L<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L P<0>	7 10 14
FSB_DSTB0	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB D L<31..16>	7 10 14
FSB_DATA_GROUP1	FSB_50S	FSB_DATA	FSB DINV L<1>	7 10 14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<1>	7 10 14
FSB_DSTR1	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB D L<47..32>	7 10 14
FSB_DATA_GROUP2	FSB_50S	FSB_DATA	FSB DINV L<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L P<2>	7 10 14
FSB_DSTB2	FSB_DSTB_50S	FSB_DSTR	FSB DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB D L<63..48>	7 10 14
FSB_DATA_GROUP3	FSB_50S	FSB_DATA	FSB DINV L<3>	7 10 14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L P<3>	7 10 14
FSB_DSTR3	FSB_DSTR_50S	FSB_DSTR	FSB DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB A L<16..3>	7 10 14
FSB_ADDR_GROUP0	FSB_50S	FSB_ADDR	FSB REQ L<4..0>	10 14
FSB_ADSTB0	FSB_50S	FSB_ADSTR	FSB ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_50S	FSB_ADDR	FSB A L<35..17>	7 10 14
FSB_ADSTB1	FSB_50S	FSB_ADSTR	FSB ADSTB L<1>	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB ADS L	7 10 14
FSB_BREQ0_L	FSB_50S	FSB_1X	FSB_BREQ0_L	9 10 14
FSB_BREQ1_L	FSB_50S	FSB_1X	FSB_BREQ1_L	14
FSB_1X	FSB_50S	FSB_1X	FSB BNR L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB BPRT L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DBSY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DEFER L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB DRDY L	10 14
FSB_1X	FSB_50S	FSB_1X	FSB HIT L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB HITM L	7 10 14
FSB_1X	FSB_50S	FSB_1X	FSB LOCK L	7 10 14
FSB_CPURST_L	FSB_50S	FSB_1X	FSB_CPURST_L	9 10 13 14
FSB_1X	FSB_50S	FSB_1X	FSB RS L<2..0>	10 14
FSB_1X	FSB_50S	FSB_1X	FSB TRDY L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU A20M L	10 14
CPU_BSEL	CPU_50S	CPU_AGTL	CPU_BSEL<2..0>	9 10
CPU_FERR_L	CPU_50S	CPU_8MIL	CPU_FERR L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU IGNE L	10 14
CPU_INIT_L	CPU_50S	CPU_AGTL	CPU_INIT_L	10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU_INTR	9 10 14
CPU_ASYNC_R	CPU_50S	CPU_AGTL	CPU NMI	9 10 14
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 14 43 63
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 13 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU_SMI L	10 14
CPU_ASYNC	CPU_50S	CPU_AGTL	CPU_STPCLK L	10 14
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP L	10 14 43
FSB_CPUSLP_L	CPU_50S	CPU_AGTL	FSB_CPUSLP_L	10 14
CPU_FROM_SB	CPU_50S	CPU_AGTL	CPU_DPSLP L	10 14
CPU_DPRSTP_L	CPU_50S	CPU_AGTL	CPU_DPRSTP_L	9 10 14 63
CPU_ASYNC	CPU_50S	CPU_AGTL	FSB DPWR L	10 14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_VDD	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_BCLK_VML_COMP_GND	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_VCC	14
MCP_CPU_COMP	MCP_50S	MCP_FSB_COMP	MCP_CPU_COMP_GND	14
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU P	10 14
FSB_CLK_CPU	CLK_FSB_1000	CLK_FSB	FSB CLK CPU N	10 14
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP P	13 14
FSB_CLK_ITP	CLK_FSB_1000	CLK_FSB	FSB CLK ITP N	13 14
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP P	14
FSB_CLK_MCP	CLK_FSB_1000	CLK_FSB	FSB CLK MCP N	14
CPU_TFERR_L	CPU_50S		CPU_IERR L	10
PM DPRSLPVR	CPU_50S	CPU_AGTL	PM DPRSLPVR	21 63
(See above)	CPU_50S	CPU_AGTL	IMVP DPRSLPVR	63
CPU_GTLREF	CPU_50S	CPU_GTLREF	CPU_GTLREF	10 27
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<3>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<2>	10
CPU_COMP	CPU_50S	CPU_COMP	CPU_COMP<1>	10
CPU_COMP	CPU_27P4S	CPU_COMP	CPU_COMP<0>	10
XDP_TDI	CPU_50S	CPU_ITP	XDP_TDI	6 10 13
XDP_TDO	CPU_50S	CPU_ITP	XDP_TDO	6 10
XDP_TMS	CPU_50S	CPU_ITP	XDP_TMS	6 10 13
XDP_TCK	CPU_50S	CPU_ITP	XDP_TCK	6 10 13
XDP_TRST_L	CPU_50S	CPU_ITP	XDP_TRST_L	6 10 13
XDP_BPM_L	CPU_50S	CPU_ITP	XDP_BPM L<4..0>	10 13
XDP_BPM_L5	CPU_50S	CPU_ITP	XDP_BPM L<5>	10 13
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	13
	CPU_50S	CPU_8MIL	CPU_VID<6..0>	9 11
	CPU_50S	CPU_8MIL	IMVP6 VID<6..0>	9 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	11 63
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	11 63
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_P	63
(CPU_VCCSENSE)	CPU_27P4S	CPU_VCCSENSE	IMVP6_VSEN_N	63

8

7

6

5

4

3

2

1

CPU/FSB Constraints

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE D

DRAWING NUMBER 051-7892

REV. A.0.0

SCALE NONE

SHT 88

OF 97

PCI Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_PCI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCI	*	=STANDARD	?
CLK_PCI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.8.

LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v00), Section 2.9.1.

USB 2.0 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_USB_RBIAIS	*	=STANDARD	8 MIL	8 MIL	=STANDARD	=STANDARD	=STANDARD
USB_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=2x_DIELECTRIC	?	USB	TOP,BOTTOM	=4x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.10.1.

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.11.1.

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?
MCP_HDA_COMP	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.12.1.

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_5SS	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.13.

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

SOURCE: MCP79 Interface DG (DG-03328-001_v0D), Section 2.14.

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	MCP_DEBUG	PCI_55S	PCI	MCP_DEBUG<7..0>	13 19
	PCI_AD	PCI_55S	PCI	PCI_AD<23..8>	
	PCI_AD24	PCI_55S	PCI	PCI_AD<24>	
	PCI_AD	PCI_55S	PCI	PCI_AD<31..25>	
	PCI_AD	PCI_55S	PCI	PCI_PAR	
	PCI_C_BE_L	PCI_55S	PCI	PCI_C_BE_L<3..0>	
	PCI_CN1L	PCI_55S	PCI	PCI_IRDY_L	
	PCI_CN1L	PCI_55S	PCI	PCI_DEVSEL_L	
	PCI_CN1L	PCI_55S	PCI	PCI_PERR_L	
	PCI_CN1L	PCI_55S	PCI	PCI_SERR_L	
	PCI_CN1L	PCI_55S	PCI	PCI_STOP_L	
	PCI_CN1L	PCI_55S	PCI	PCI_TRDY_L	
	PCI_CN1L	PCI_55S	PCI	PCI_FRAME_L	
	PCI_REQ0_L	PCI_55S	PCI	PCI_REQ0_L	19
	PCI_GNT0_L	PCI_55S	PCI	PCI_GNT0_L	
	PCI_REQ1_L	PCI_55S	PCI	PCI_REQ1_L	19
	PCI_GNT1_L	PCI_55S	PCI	PCI_GNT1_L	
	PCI_INTW_L	PCI_55S	PCI	PCI_INTW_L	
	PCI_INTX_L	PCI_55S	PCI	PCI_INTX_L	
	PCI_INTY_L	PCI_55S	PCI	PCI_INTY_L	
	PCI_INTZ_L	PCI_55S	PCI	PCI_INTZ_L	
	MCP_PCT_CLK2	CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP_R	19
		CLK_PCI_55S	CLK_PCI	PCI_CLK33M_MCP	19
	LPC_AD	LPC_55S	LPC	LPC_AD<3..0>	19 42 44 84
	LPC_FRAME_L	LPC_55S	LPC	LPC_FRAME_L	19 42 44 84
	LPC_RESET_L	LPC_55S	LPC	LPC_RESET_L	19 26 84
	MCP_LPC_CLK0	CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC_R	19 26
		CLK_LPC_55S	CLK_LPC	LPC_CLK33M_SMC	26 42
		CLK_LPC_55S	CLK_LPC	LPC_CLK33M_LPCPLUS	26 44
	USB_EXT_A	USB_90D	USB	USB_EXT_A_P	20 40
		USB_90D	USB	USB_EXT_A_N	20 40
		USB_90D	USB	USB_EXT_A_MUXED_P	
		USB_90D	USB	USB_EXT_A_MUXED_N	
	USB_MINT	USB_90D	USB	NC_USB_MINIP	9 20
		USB_90D	USB	NC_USB_MININ	9 20
	USB_EXTD	USB_90D	USB	NC_USB_EXTPD	9 20
		USB_90D	USB	NC_USB_EXTDN	9 20
	USB_CAMERA	USB_90D	USB	USB_CAMERA_P	7 20 31
		USB_90D	USB	USB_CAMERA_N	7 20 31
	USB_BT	USB_90D	USB	USB_BT_P	7 20 31
		USB_90D	USB	USB_BT_N	7 20 31
	USB_TPAD	USB_90D	USB	USB_TPAD_P	20 50
		USB_90D	USB	USB_TPAD_N	20 50
	USB_IR	USB_90D	USB	USB_IR_P	20 41
		USB_90D	USB	USB_IR_N	20 41
	USB_EXTB	USB_90D	USB	USB_EXTB_P	20 40
		USB_90D	USB	USB_EXTB_N	20 40
	USB_EXCARD	USB_90D	USB	NC_USB_EXCARDP	9 20
		USB_90D	USB	NC_USB_EXCARDN	9 20
	USB_EXTC	USB_90D	USB	NC_USB_EXTCP	9 20
		USB_90D	USB	NC_USB_EXTCN	9 20
	MCP_USB_RB1AS	MCP_USB_RB1AS		MCP_USB_RB1AS_GND	20
	SMBUS_MCP_0_CLK	SMB_55S	SMB	SMBUS_MCP_0_CLK	13 21 28 29 45
	SMBUS_MCP_0_DATA	SMB_55S	SMB	SMBUS_MCP_0_DATA	13 21 28 29 45
	SMBUS_MCP_1_CLK	SMB_55S	SMB	SMBUS_MCP_1_CLK	21 45 60 85
	SMBUS_MCP_1_DATA	SMB_55S	SMB	SMBUS_MCP_1_DATA	21 45 60 85
	HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	21 55
		HDA_55S	HDA	HDA_BIT_CLK_R	21
	HDA_SYNC	HDA_55S	HDA	HDA_SYNC	21 55
		HDA_55S	HDA	HDA_SYNC_R	21
	HDA_RST_L	HDA_55S	HDA	HDA_RST_R_L	21
		HDA_55S	HDA	HDA_RST_L	21 55
	HDA_SD1N0	HDA_55S	HDA	HDA_SD1N0	21 55
		HDA_55S	HDA	HDA_SDIN_CODEC	
	HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	21 55
		HDA_55S	HDA	HDA_SDOUT_R	21
	MCP_HDA_PULLDN_COMP		MCP_HDA_COMP	MCP_HDA_PULLDN_COMP	21
	MCP_SUS_CLK	CLK_S1OW_55S	CLK_S1OW	PM_CLK32K_SUSCLK_R	21 26
		CLK_S1OW_55S	CLK_S1OW	PM_CLK32K_SUSCLK	26 42
	SPT_CLK	SPT_55S	SPT	SPI_CLK_R	21 44
		SPT_55S	SPT	SPI_CLK	54
	SPT_M0SI	SPT_55S	SPT	SPI_M0SI_R	21 44
		SPT_55S	SPT	SPI_M0SI	54
	SPT_M1S0	SPT_55S	SPT	SPI_M1S0	21 44
		SPT_55S	SPT	SPI_M1S0_R	54
	SPT_CS0	SPT_55S	SPT	SPI_CS0_R_L	21 44
		SPT_55S	SPT	SPI_CS0_L	

MCP Constraints 2

SYNC_MASTER=MUXGFX

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------

SIZE	DRAWING NUMBER
D	054-3000



APPLE INC.

SIZE
D

DRAWING NUMBER	051-789
----------------	---------

REV.
 A.B.B

SCALE	

SHT	
-----	--

OF

MCP RGMII (Ethernet) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MCP_MII_COMP	*	=STANDARD	7.5 MIL	7.5 MIL	=STANDARD	=STANDARD	=STANDARD
ENET_MII_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MCP_BUF0_CLK	*	=3:1_SPACING	?
ENET_MII	*	12 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Sections 2.7.2 & 2.7.4

88E1116R (Ethernet PHY) Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENET_MDI	*	25 MIL	?

SOURCE: MCP73 Interface DG (DG-02974-001_v01), Section 2.7.4

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP VDD 18
	MCP_MII_COMP	MCP_MII_COMP		MCP MII COMP GND 18
	MCP_CLK25M_BUF0	ENET_MII_55S	MCP_BUF0_CLK	MCP CLK25M_BUF0_R 18 34
		ENET_MII_55S	MCP_BUF0_CLK	RTL8211 CLK25M CKXTAL1 33 34
	ENET_INTR_L	ENET_MII_55S	ENET_MII	ENET INTR_L 18
	ENET_MDIO	ENET_MII_55S	ENET_MII	ENET MDIO 18 33
	ENET_MDC	ENET_MII_55S	ENET_MII	ENET MDC 18 33
	ENET_PWDOWN_L	ENET_MII_55S	ENET_MII	ENET PWDOWN_L 18
		ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK_R 33
	ENET_RXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M_RXCLK 18 33
		ENET_MII_55S	ENET_MII	ENET RXD R<3..0> 33
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RXD<0> 33
	ENET_RXD_STRAP	ENET_MII_55S	ENET_MII	ENET RXD<3..1> 18 33
	ENET_RXD	ENET_MII_55S	ENET_MII	ENET RX CTRL 18 33
	ENET_TXCLK	ENET_MII_55S	ENET_MII	ENET CLK125M_TXCLK 18 33
	ENET_TXD0	ENET_MII_55S	ENET_MII	ENET TXD<0> 18 33
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TXD<3..1> 18 33
	ENET_TXD	ENET_MII_55S	ENET_MII	ENET TX CTRL 18 33
		ENET_MII_55S	ENET_MII	ENET RESET_L 18 33
	ENET_MDI	ENET_MDI_1000	ENET_MDI	ENET MDI P<3..0> 33 36
		ENET_MDI_1000	ENET_MDI	ENET MDI N<3..0> 33 36

Ethernet Constraints

```
SYNC_MASTER=MUXGFX
```

SYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE INC.

SIZE
D

DRAWING NUMBER

051-7892


EV.

A.0.0

SCALE	

SHT

--	--



FireWire Constraints

SYNC_MASTER=MUXGFXSYNC_DATE=02/18/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE

D

DRAWING NUMBER

051-7892

REV.

A.0.0

SCALE

NONE

SHT

93

OF

97

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A



PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	?
PP1V8_MEM	*	=STANDARD	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2PH MEM_CLK is not connected to any net
MEM_CMD	GND	*	GND_P2PH MEM_CMD is not connected to any net
MEM_CTRL	GND	*	GND_P2PH MEM_CTRL is not connected to any net
MEM_DATA	GND	*	GND_P2PH MEM_DATA is not connected to any net
MEM_DQS	GND	*	GND_P2PH MEM_DQS is not connected to any net

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P29H Net Spacing Rule Set: GND_P29H
PCIE	GND	*	GND_P29H Net Spacing Rule Set: GND_P29H
SATA	GND	*	GND_P29H Net Spacing Rule Set: GND_P29H
USB	GND	*	GND_P29H Net Spacing Rule Set: GND_P29H
CLK_PCIE	SB_POWER	*	PwR_P29H Net Spacing Rule Set: PwR_P29H
SATA	SB_POWER	*	PwR_P29H Net Spacing Rule Set: PwR_P29H
USB	SB_POWER	*	PwR_P29H Net Spacing Rule Set: PwR_P29H

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSR	GND	*	GND_P2PHI Net spacing rule for CLK_FSR and GND
CPU_CORP	GND	*	GND_P2PHI Net spacing rule for CPU_CORP and GND
CPU_GTLREF	GND	*	GND_P2PHI Net spacing rule for CPU_GTLREF and GND
CPU_VCCSENSE	GND	*	GND_P2PHI Net spacing rule for CPU_VCCSENSE and GND
FSR_DSTB	FSR_DSTB	*	GND_P2PHI Net spacing rule for FSR_DSTB and FSR_DSTB

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for GMCH fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEPL_760	BOTTOM			0.127 MM	6.35 MM		

Graphics , SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_1060	BGA	100_DIFF_BGA
DP_1060	BGA	100_DIFF_BGA
SATA_1060	BGA	100_DIFF_BGA

PGA CONSTRAINT RELAXATIONS

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PGA_50SE	*	Y	=50_OHM_SE	0.073 MM	=50_OHM_SE	=1:1_DIFFPAIR	0.073 MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_50S	PGA	PGA_50SE
FSB_DSTB_50S	PGA	PGA_50SE
CPU_50S	PGA	PGA_50SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_DATA	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU
FSB_DSTB	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU
FSB_ADDR	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU
FSB_ADSTB	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU
FSB_1X	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU
CPU_AGT1	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU
CPU_BM1L	*	PGA	PGA_CPU net_spacing_rule_set = PGA_CPU

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		FNET_MDT 100D	FNETCONN	ENETCONN P<3..0>	35
		FNET_MDT 100D	FNETCONN	ENETCONN N<3..0>	35
	H244	SATA 100D	SATA	SATA ODD R2D UF P	39
	H244	SATA 100D	SATA	SATA ODD R2D UF N	39
	H244	SATA 100D	SATA	SATA ODD D2R UF P	7 39
	H244	SATA 100D	SATA	SATA ODD D2R UF N	7 39
	H244	SATA 100D	SATA	SATA HDD D2R UF P	39
	H244	SATA 100D	SATA	SATA HDD D2R UF N	39
	H244	SATA 100D	SATA	SATA HDD R2D UF P	39
	H244	SATA 100D	SATA	SATA HDD R2D UF N	39
		SENSE_DTEFPATR	SENSE 1701 55S SENSE	GFXIMP6 VSEN P	79
			SENSE 1701 55S SENSE	GFXIMP6 VSEN N	79

CPUTHMSNS_D2_DP	THERM_1T01_55S_THERM	CPUTHMSNS_D2_P	48
CPU_THERMD_DP	THERM_1T01_55S_THERM	CPUTHMSNS_D2_N	48
GPUHMSNS_D_DP	THERM_1T01_55S_THERM	CPU_THERMD_P	10 48
GPU_THERMD_DP	THERM_1T01_55S_THERM	GPUHMSNS_D_P	10 48
MCPTHMSNS_D_DP	THERM_1T01_55S_THERM	GPUHMSNS_D_N	48
MCP_THERMD_DP	THERM_1T01_55S_THERM	GPU_TDIODE_P	48 76
SENSE_DIEFPAIR	THERM_1T01_55S_THERM	GPU_TDIODE_N	48 76
	THERM_1T01_55S_THERM	MCPTHMSNS_D_P	48
	THERM_1T01_55S_THERM	MCPTHMSNS_D_N	48
	THERM_1T01_55S_THERM	MCP_THMDIODE_P	21 48
	THERM_1T01_55S_THERM	MCP_THMDIODE_N	21 48
	SENSE_1T01_55S_SENSE	CPUVTISNS_R_P	47
	SENSE_1T01_55S_SENSE	CPUVTISNS_R_N	47

1101	SENSE_DIFFPAIR	SENSE 1701 55S SENSE	GPUISENS P	47
1102		SENSE 1701 55S SENSE	GPUISENS N	47
1103	SENSE_DIFFPAIR	SENSE 1701 55S SENSE	CPUVTT ISNS P	47 67
1104		SENSE 1701 55S SENSE	CPUVTT ISNS N	47 67

11564	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	P1V8GPU_P	47
11567		SENSE_1T01_55S	SENSE	P1V8GPU_N	47
11566	SENSE_DIFFPAIR	SENSE_1T01_55S	SENSE	1SNS_CPU_P	46
11565		SENSE_1T01_55S	SENSE	1SNS_CPU_N	46
			SB_POWER	PP3V3_S5	37, 38, 42
			SB_POWER	PP3V3_S6	48, 49, 53, 54, 55, 56, 57, 58, 59

NAME	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	P1V8GPUTSNS_R_P	47
NAME		SENSE_1701_555_SENSE	P1V8GPUTSNS_R_N	47
FE30	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	ISNS AIRPORT P	31 53
FE39		SENSE_1701_555_SENSE	ISNS AIRPORT N	31 53
FE36	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	ISNS AIRPORT R P	53
FE30		SENSE_1701_555_SENSE	ISNS AIRPORT R N	53
FE36	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	ISNS 1V5 S3 R P	53
FE39		SENSE_1701_555_SENSE	ISNS 1V5 S3 R N	53
FE36	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	ISNS 1V5 S3 P	53 65
FE39		SENSE_1701_555_SENSE	ISNS 1V5 S3 N	53 65
FE36	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	ISNS LCDBKLT P	53 85
FE39		SENSE_1701_555_SENSE	ISNS LCDBKLT N	53 85
FE36	SENSE_DIFFPAIR	SENSE_1701_555_SENSE	ISNS LCDBKLT R P	53 85
FE39		SENSE_1701_555_SENSE	ISNS LCDBKLT R N	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_48S OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_48S_VDD OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_76D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	5.8 MM OVERRIDE	OVERRIDE	OVERRIDE
MEM_76D_VDD OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCIE_98D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
USB_98D OVERRIDE	*	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MEM_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_MII_COMP OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_USB_RBIA S_OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
MCP_DV_COMP OVERRIDE	*	OVERRIDE	OVERRIDE	0.25 MM OVERRIDE	250 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S_OVERRIDE	ISL4, ISL9_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_40S_VDD_OVERRIDE	ISL3, ISL10_OVERRIDE	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_OVERRIDE	ISL4, ISL9_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE
MEM_70D_VDD_OVERRIDE	ISL3, ISL10_OVERRIDE	N_OVERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE	VERRIDE

Ground-referenced memory signals (DQ,DQM,DQS) MAY route on ISL9 (VDD-referenced plane)but not next to VDD island. Forces power-referenced memory signals (CLK,ADDR,CTRL) to not route on ISL3, ISL4 & ISL10(GND-referenced planes).

K19 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE		
		PHYSICAL	SPACING	
R1004	(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE EXCARD R2D P 90
R1005	(PCIE_EXCARD)	PCIE_90D	PCIE	PCIE EXCARD R2D N 90
R1006	(PCIE_MINI)	PCIE_90D	PCIE	PCIE MINI R2D P 7 31 90
R1007	(PCIE_MINI)	PCIE_90D	PCIE	PCIE MINI R2D N 7 31 90
R1008		CLK_PCIE100D	CLK_PCIE	PCIE CLK100M MINI CONN P 7 31
R1009		CLK_PCIE100D	CLK_PCIE	PCIE CLK100M MINI CONN N 7 31
R1010		LT01_DIFFEPAIR		CHGR CSI R P 62
R1011		LT01_DIFFEPAIR		CHGR CSI R N 62
R1012		LT01_DIFFEPAIR		CHGR CS0 R P 46 62
R1013		LT01_DIFFEPAIR		CHGR CS0 R N 46 62
R1014	(USB_EXT_A)	USB_90D	USB	USB2 EXT_A MUXED P 40
R1015	(USB_EXT_A)	USB_90D	USB	USB2 EXT_A MUXED N 40
R1016	(USB_EXT_A)	USB_90D	USB	USB2 LT1 P 40
R1017	(USB_EXT_A)	USB_90D	USB	USB2 LT1 N 40
R1018	(USB_EXT_D)	USB_90D	USB	USB TPAD R P 50
R1019	(USB_EXT_D)	USB_90D	USB	USB TPAD R N 50
R1020	(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN P 7 31
R1021	(USB_CAMERA)	USB_90D	USB	USB CAMERA CONN N 7 31
R1022		USB_90D	USB	CONN USB2 BT P 7 31
R1023		USB_90D	USB	CONN USB2 BT N 7 31
R1024		USB_90D	USB	USB LT2 P 40
R1025		USB_90D	USB	USB LT2 N 40
R1026	USB CARDREADER	USB_90D	USB	USB CARDREADER P 9 20 32
R1027		USB_90D	USB	USB CARDREADER N 9 20 32
R1028		DP_100D	DISPLAYPORT	DP IG AUX CH C P 61
R1029		DP_100D	DISPLAYPORT	DP IG AUX CH C N 61

FE06	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN_L_OUT_P	7	58
FE07		DIFFPAIR	AUDIO	SPKRCONN_L_OUT_N	7	58
FE08	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN_S_OUT_P	7	58
FE09		DIFFPAIR	AUDIO	SPKRCONN_S_OUT_N	7	58
FE10	SPK_OUT	DIFFPAIR	AUDIO	SPKRCONN_R_OUT_P	7	58
FE11		DIFFPAIR	AUDIO	SPKRCONN_R_OUT_N	7	58
FE12		DIFFPAIR	AUDIO	SPKRAMP_L_OUT_P		58
FE13		DIFFPAIR	AUDIO	SPKRAMP_L_OUT_N		58
FE14		DIFFPAIR	AUDIO	SPKRAMP_R_OUT_P		58
FE15		DIFFPAIR	AUDIO	SPKRAMP_R_OUT_N		58
FE16		DIFFPAIR	AUDIO	SPKRAMP_S_OUT_P		58
FE17		DIFFPAIR	AUDIO	SPKRAMP_S_OUT_N		58
FE20	SENSE_DIFFPAIR	SENSE_1701_55S	SENSE	ISNS_ODD_P	39	53
FE21		SENSE_1701_55S	SENSE	ISNS_ODD_N	39	53
FE22	SENSE_DIFFPAIR	SENSE_1701_55S	SENSE	ISNS_ODD_R_P	53	
FE23		SENSE_1701_55S	SENSE	ISNS_ODD_R_N	53	
FE24	SENSE_DIFFPAIR	SENSE_1701_55S	SENSE	ISNS_HDD_P	39	53
FE25		SENSE_1701_55S	SENSE	ISNS_HDD_N	39	53
FE26	SENSE_DIFFPAIR	SENSE_1701_55S	SENSE	ISNS_HDD_R_P	53	
FE27		SENSE_1701_55S	SENSE	ISNS_HDD_R_N	53	

Project Specific Constraints	
SYNC_MASTER=MUXGFX	SYNC_DATE=02/21/2008
NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING I TO MAINTAIN THE DOCUMENT IN CONFIDENCE III NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE INC.	SIZE D	DRAWING NUMBER 051-7892	REV. A. 0. 0
	SCALE NONE	SHT 96	OF 97

8		7		6		5		4		3		2		1	
K19 Board-Specific Spacing & Physical Constraints															
BOARD LAYERS				BOARD AREAS				BOARD UNITS (MIL OR MM)		ALLEGRO VERSION					
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA, PGA				MM		15.5.1					
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	33.6 MM	8 MM	8 MM								
STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM											
55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM											
50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM											
40_OHM_SE	*	Y	0.135 MM	0.135 MM	=STANDARD	=STANDARD	=STANDARD								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM											
27P4_OHM_SE	*	Y	0.250 MM	0.250 MM	=STANDARD	=STANDARD	=STANDARD								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD								
70_OHM_DIFF	ISL3, ISL4	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM								
70_OHM_DIFF	ISL9, ISL10	Y	0.160 MM	0.160 MM		0.175 MM	0.175 MM								
70_OHM_DIFF	ISL2, ISL11	Y	0.170 MM	0.170 MM		0.150 MM	0.150 MM								
70_OHM_DIFF	TOP, BOTTOM	Y	0.170 MM	0.095 MM		0.150 MM	0.150 MM								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD								
80_OHM_DIFF	ISL3, ISL4	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM								
80_OHM_DIFF	ISL9, ISL10	Y	0.125 MM	0.125 MM		0.180 MM	0.180 MM								
80_OHM_DIFF	ISL2, ISL11	Y	0.140 MM	0.140 MM		0.190 MM	0.190 MM								
80_OHM_DIFF	TOP, BOTTOM	Y	0.140 MM	0.095 MM		0.190 MM	0.190 MM								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD								
90_OHM_DIFF	ISL3, ISL4	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM								
90_OHM_DIFF	ISL9, ISL10	Y	0.102 MM	0.102 MM		0.220 MM	0.220 MM								
90_OHM_DIFF	ISL2, ISL11	Y	0.115 MM	0.115 MM		0.230 MM	0.230 MM								
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.095 MM		0.230 MM	0.230 MM								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD								
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM								
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM								
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM								
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM								
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP								
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD								
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM								
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM								
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM								
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM								

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
BGA_P3MM	*	=DEFAULT	?
PGA_CPU	*	0.073 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_P1MM
MEM_CLK	*	BGA	BGA_P2MM
CLK_FSB	*	BGA	BGA_P2MM
CLK_PCIE	*	BGA	BGA_P2MM
CLK_SLOW	*	BGA	BGA_P2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_P3MM

NOTE:From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

SPACING_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL4	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
100_OHM_DIFF	ISL2, ISL11	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL4	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL9, ISL10	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	ISL2, ISL11	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.077 MM	0.077 MM		0.330 MM	0.330 MM

APPLE INC.

SIZE

D

SCALE

NONE

DRAWING NUMBER

051-7892

SHT

97

OF

97

REV.

A.0.0

PCB Rule Definitions

SYNC_MASTER=M99_MLB

SYNC_DATE=01/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

8

7

6

5

4

3

2

1

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_F1MM	*	=DEFAULT	?
BGA_F2MM	*	=DEFAULT	?
BGA_F3MM	*	=DEFAULT	?
PSA_CPU	*	0.073 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	BGA_F1MM
MEM_CLK	*	BGA	BGA_F2MM
CLK_FSB	*	BGA	BGA_F3MM
CLK_PCIE	*	BGA	BGA_F2MM
CLK_SLOW	*	BGA	BGA_F2MM
FSB_DSTB	FSB_DSTB	BGA	BGA_F3MM

NOTE:From T18 MLB, changed to reflect M99 stackup.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
1.0:1_SPACING	*	0.10 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

PCB Rule Definitions

SYNC_MASTER=M99_MLB

SYNC_DATE=01/22/2008

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE INC.

SIZE
D

DRAWING NUMBER
051-7892

SCALE
NONE

REV.
A.0.0

SHT
97

OF
97