



K91 POWER SYSTEM ARCHITECTURE



SYNC MASTER=K17 REF

SYNC DATE=06/30/2009

Power Block Diagram

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION


BRANCH


PAGE

SHEET

3 OF 132

3 OF 101



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	4 OF 132
		SHEET	4 OF 101

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
639-1468	PCBA,MLB,K91F,DG64	K91_COMMON,SODIMM:FOXCONN,CPU:2_2GHZ,GPU:WHISTLER,FB_1G_HYNIX,VRAM_DVP1,VRAM_DVP0,EEEE:DG64
639-1972	PCBA,MLB,K91F,DL83	K91_COMMON,SODIMM:HYBRID,CPU:2_2GHZ,GPU:WHISTLER,FB_1G_HYNIX,VRAM_DVP1,VRAM_DVP0,EEEE:DL83
639-1971	PCBA,MLB,K91F,DL82	K91_COMMON,SODIMM:MOLEX,CPU:2_2GHZ,GPU:WHISTLER,FB_1G_HYNIX,VRAM_DVP1,VRAM_DVP0,EEEE:DL82
639-1469	PCBA,MLB,K91F,DG65	K91_COMMON,SODIMM:FOXCONN,CPU:2_2GHZ,GPU:WHISTLER,FB_1G_SAMSUNG,VRAM_DVP0,EEEE:DG65
639-1970	PCBA,MLB,K91F,DL86	K91_COMMON,SODIMM:HYBRID,CPU:2_2GHZ,GPU:WHISTLER,FB_1G_SAMSUNG,VRAM_DVP0,EEEE:DL86
639-1956	PCBA,MLB,K91F,DL7W	K91_COMMON,SODIMM:MOLEX,CPU:2_2GHZ,GPU:WHISTLER,FB_1G_SAMSUNG,VRAM_DVP0,EEEE:DL7W
639-1470	PCBA,MLB,K91F,DG66	K91_COMMON,SODIMM:FOXCONN,CPU:2_3GHZ,GPU:WHISTLER,FB_1G_HYNIX,VRAM_DVP1,VRAM_DVP0,EEEE:DG66
639-1974	PCBA,MLB,K91F,DL87	K91_COMMON,SODIMM:HYBRID,CPU:2_3GHZ,GPU:WHISTLER,FB_1G_HYNIX,VRAM_DVP1,VRAM_DVP0,EEEE:DL87
639-1976	PCBA,MLB,K91F,DL88	K91_COMMON,SODIMM:MOLEX,CPU:2_3GHZ,GPU:WHISTLER,FB_1G_HYNIX,VRAM_DVP1,VRAM_DVP0,EEEE:DL88
639-1471	PCBA,MLB,K91F,DG67	K91_COMMON,SODIMM:FOXCONN,CPU:2_3GHZ,GPU:WHISTLER,FB_1G_SAMSUNG,VRAM_DVP0,EEEE:DG67
639-1973	PCBA,MLB,K91F,DL81	K91_COMMON,SODIMM:HYBRID,CPU:2_3GHZ,GPU:WHISTLER,FB_1G_SAMSUNG,VRAM_DVP0,EEEE:DL81
639-1954	PCBA,MLB,K91F,DL7T	K91_COMMON,SODIMM:MOLEX,CPU:2_3GHZ,GPU:WHISTLER,FB_1G_SAMSUNG,VRAM_DVP0,EEEE:DL7T
639-1573	PCBA,MLB,K91,DHMV	K91_COMMON,SODIMM:FOXCONN,CPU:2_0GHZ,GPU:SEYMOUR,FB_256_HYNIX,EEEE:DHMV
639-1945	PCBA,MLB,K91,DL7Q	K91_COMMON,SODIMM:HYBRID,CPU:2_0GHZ,GPU:SEYMOUR,FB_256_HYNIX,EEEE:DL7Q
639-1953	PCBA,MLB,K91,DL7R	K91_COMMON,SODIMM:MOLEX,CPU:2_0GHZ,GPU:SEYMOUR,FB_256_HYNIX,EEEE:DL7R
639-1574	PCBA,MLB,K91,DHMW	K91_COMMON,SODIMM:FOXCONN,CPU:2_0GHZ,GPU:SEYMOUR,FB_256_SAMSUNG,EEEE:DHMW
639-1959	PCBA,MLB,K91,DL80	K91_COMMON,SODIMM:HYBRID,CPU:2_0GHZ,GPU:SEYMOUR,FB_256_SAMSUNG,EEEE:DL80
639-1960	PCBA,MLB,K91,DL7Y	K91_COMMON,SODIMM:MOLEX,CPU:2_0GHZ,GPU:SEYMOUR,FB_256_SAMSUNG,EEEE:DL7Y
085-1901	K91/K91F DEVELOPMENT BOM	K91_DEVEL:K9G

K91 BOM GROUPS

BOM GROUP	BOM OPTIONS
K91_COMMON	ALTERNATE,COMMON,K91_COMMON1,K91_COMMON2,K91_PROGPARTS,K91_PROGPARTS1,UVGLUE,K91_K91F,K91_PVT
K91_COMMON1	CPUMEM_S0,SMC_DEBUG_YES,HUB1_2NONREM,HUB2_2NONREM,USBHUB_2513B
K91_COMMON2	GPUVID_IP11IV,KB_BL,T29:YES,ENET_SD:BO,T29BST:Y,SDRV_PD,SDRVI2C:MCU,T29_DP_HPD:ALL_OR
K91_PVT	BMON:PROD,VREFMRGN_NOT,XDP,XDP_CPU_BPM,BKLT:PROD,ISNS_ON:NO,LPCPLUS_R:YES
K91_PROGPARTS	GMUX_PROG,IR_PROG,TPAD_PROG:PVT,ENETROM_PROG:PVT,T29ROM:PROG,T29MCU:PROG
K91_PROGPARTS1	SMC_PROG:PVT,BOOTROM_PROG:PVT
K91_DEVEL:ENG	SNB_CPT_XDP,BMON:ENG,GMUX_TAG_CONN,VREFMRGN,LPCPLUS_CONN:YES,LPCPLUS_R:YES,BKLT:ENG,SOPGOOD_ILC,CPUPIPLE_ENG,INVPISNS_ENG,ISNS_ON:YES,DEBGL_ADC,DIGI_MIC
K91_DEVEL:PVT	SNB_CPT_XDP,LPCPLUS_CONN:YES,LPCPLUS_R:YES
SNB_CPT_XDP	XDP,XDP_CONN,XDP_CPU_BPM,XDP_PCH

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4031	1	IC,CPU,8NB,S8030,PRQ,D2,2.0,45W,4+2.1,20.6M,BGA	U1000	CRITICAL	CPU:2_0GHZ
337S4032	1	IC,CPU,8NB,S8030W,PRQ,D2,2.2,45W,4+2.1,30.6M,BGA	U1000	CRITICAL	CPU:2_2GHZ
337S4043	1	IC,CPU,8NB,S8030U,PRQ,D2,2.3,45W,4+2.1,30.8M,BGA	U1000	CRITICAL	CPU:2_3GHZ
337S4029	1	IC,PCN,COOJARPO1N7,SLH9D,PRQ,DBH2H865	U1800	CRITICAL	
337S3936	1	IC,GPU,AMD,WHISTLER,962PCBGA,408M,ES	U8000	CRITICAL	GPU:WHISTLER
337S3979	1	IC,GPU,AMD,SEYMOUR,M2 LP,ES1,962BGA	U8000	CRITICAL	GPU:SEYMOUR
338S0845	1	IC,ASRP,LIGHTBRIDGE,S LHA7,PRQ,PCBGA,15X15MM	U3600	CRITICAL	T29:YES
343S0534	1	IC,ASIC,GBIT ETHNET4SD CTRLR,686 QPNX89,80	U3900	CRITICAL	ENET_SD:80
343S0494	1	IC,ASIC,GBIT ETHNET4SD CTRLR,686 QPNX89,40	U3900	CRITICAL	ENET_SD:A0
338S0753	1	IC,PW643-E,1394B PRV/GHIC LNK/PCI-E,12	U4100	CRITICAL	
333S0543	4	IC,SDRAM,GDDR5,32MX32,1.25GHz,E-DIE,HP	U8400,U8450,U8500,U8550	CRITICAL	FB_512_SAMSUNG
333S0564	4	IC,SDRAM,GDDR5,32MX32,1.25GHz,A-DIE1.35V	U8400,U8450,U8500,U8550	CRITICAL	FB_512_HYNIX
333S0571	1	IC,SDRAM,GDDR5,64MX32,3.6GBPS,C-DIE,HP	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG
333S0572	1	IC,SDRAM,GDDR5,64MX32,3.6GBPS,M-DIE,HP	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYNIX
333S0543	2	IC,SDRAM,GDDR5,32MX32,1.25GHz,E-DIE,HP	U8500,U8550	CRITICAL	FB_256_SAMSUNG
333S0564	2	IC,SDRAM,GDDR5,32MX32,1.25GHz,A-DIE1.35V	U8500,U8550	CRITICAL	FB_256_HYNIX
353S3055	1	IC,PI3VED9212_X2 DISPLAYPORT 2+1 MIX,QFN	09390	CRITICAL	
725-1479	1	MLB LOCITE UV BE CPU_PCH_T29,GPU,K91	UV_GLUE_K91_K91F	CRITICAL	UVGLUE_K91_K91F
516S0806	1	CONN,204P,SOD1MM,SOCKET,DB3,3AM,BGA,FOXCONN	J3100	CRITICAL	SOD1MM:FOXCONN
516-0246	1	CONN,204P,SOD1MM,SOCKET,DB3,p=0.6M,FOXCONN	J2900	CRITICAL	SOD1MM:FOXCONN
516S0805	1	CONN,204P,SOD1MM,SOCKET,DB3,3AM,BGA,MOLEX	J3100	CRITICAL	SOD1MM:MOLEX
516-0245	1	CONN,204P,SOD1MM,SOCKET,DB3,p=0.6M,MOLEX	J2900	CRITICAL	SOD1MM:MOLEX
516S0805	1	CONN,204P,SOD1MM,SOCKET,DB3,3AM,BGA,MOLEX	J3100	CRITICAL	SOD1MM:HYBRID
516-0246	1	CONN,204P,SOD1MM,SOCKET,DB3,p=0.6M,FOXCONN	J2900	CRITICAL	SOD1MM:HYBRID

ETHERNET ROM

335S0663	1	IC_FLASH,SERIAL,SP1,IMBIT,VUV,SP,SOIC	U3990	CRITICAL	ENETROM_BLANK
341S2685	1	IC_ENET,IMBITFLASH,CIV REV01,K74/K75,K40	U3990	CRITICAL	ENETROM_PROG:A0_SD
341S2973	1	IC_ENET,IMBITFLASH,CIV REV01,K60/K62	U3990	CRITICAL	ENETROM_PROG:B0_SD
341S3026	1	IC_ENET,IMBITFLASH,CIV REV01,K901/K91/K92	U3990	CRITICAL	ENETROM_PROG:EVT
341S3096	1	IC_ENET ROM,IMBIT,DVT,PVT,K901/K91x	U3990	CRITICAL	ENETROM_PROG:PVT

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DDKG]	CRITICAL	EEEE:DDKG
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG63]	CRITICAL	EEEE:DG63
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG64]	CRITICAL	EEEE:DG64
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG65]	CRITICAL	EEEE:DG65
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG66]	CRITICAL	EEEE:DG66
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DG67]	CRITICAL	EEEE:DG67
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DHNV]	CRITICAL	EEEE:DHNV
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DHMW]	CRITICAL	EEEE:DHMW
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL81]	CRITICAL	EEEE:DL81
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL82]	CRITICAL	EEEE:DL82
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL83]	CRITICAL	EEEE:DL83
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL84]	CRITICAL	EEEE:DL84
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL85]	CRITICAL	EEEE:DL85
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL86]	CRITICAL	EEEE:DL86
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL87]	CRITICAL	EEEE:DL87
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL88]	CRITICAL	EEEE:DL88
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL89]	CRITICAL	EEEE:DL89
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL7Q]	CRITICAL	EEEE:DL7Q
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL7R]	CRITICAL	EEEE:DL7R
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL7T]	CRITICAL	EEEE:DL7T
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL7V]	CRITICAL	EEEE:DL7V
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL7W]	CRITICAL	EEEE:DL7W
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL7Y]	CRITICAL	EEEE:DL7Y
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_DL80]	CRITICAL	EEEE:DL80

Alternate Parts

(Alternate)	(Primary)			
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0058	157S0055		ALL	Delta alt to TKM Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYNTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
353S2805	353S2603		ALL	Fairchild wafer option
128S0264	128S0257		ALL	Sanyo alt to Kemet
128S0303	128S0282		ALL	Panasonic alt to Sanyo
353S3085	353S1658		ALL	ST Micro alt to LT
376S0972	376S0612		ALL	ROHM alt to Toshiba N-FET
376S0855	376S0613		ALL	Siemens alt to Toshiba Dual N-FET
138S0676	138S0691		ALL	Murata alt to Samsung cap
138S0652	138S0648		ALL	Samsung / Murata alt for Taiyo Yuden.
138S0681	138S0638		ALL	Taiyo Yuden alt for Samsung
152S0685	152S0796		ALL	Delta/Tridigm/TDK alt for Optima
376S0977	376S0859		ALL	Siemens alt for Rohm
353S2592	353S3199		ALL	Small signal output cap and not an alternative for this cap
335S0550	335S0777		ALL	40K 4K Byte as alternative to 2K
371S0679	371S0652		ALL	EEP alternate for pin diodes
138S0671	138S0673		ALL	Taiyo Yuden alt for Murata 10 pf caps

Programmables - All Builds

341S2830	1	IC,CPLD,LATTICE,GMUX,K91/K91F	U9600	CRITICAL	GMUX_PROG
336S0042	1	IC,PLD,LATTICE,LFXP2-96-9,132 BALL_C88GA	U9600	CRITICAL	GMUX_BLANK
341S2384	1	IR,ENCORE II,CY7C58333-LFXC	U4800	CRITICAL	IR_PROG
341S3129	1	IC,T29 EEPROM,PVT,K9x	U3690	CRITICAL	T29ROM:PROG
335S0777	1	IC,E2PROM,SERIAL,8KB,S01C	U3690	CRITICAL	T29ROM:BLANK
341S3128	1	IC,PROGRAMM,LPC1112A,T29 PORT MCU,PVT,HVQFN25	U9330	CRITICAL	T29MCU:PROG
337S3997	1	IC,MCU,32B,LPC1112A,16KB/32B,HVQFN25	U9330	CRITICAL	T29MCU:BLANK
341S2957	1	IC,GPU ROM,K91/F,K92, PROG	U8701	CRITICAL	GPUROM:PROG
335S0724	1	IC,GPU ROM,K91/F,K92, BLANK	U8701	CRITICAL	GPUROM:BLANK

SMC


338S0895	1	IC, SMC, HSE/2117, 99MCK906, TLP	U4900	CRITICAL	SMC_BLANK
341S2854	1	IC, SMC, DEVELOPMENT-PROT00, K91	U4900	CRITICAL	SMC_PROG: PROT00
341S2935	1	IC, SMC, DEVELOPMENT-PROT01, K91	U4900	CRITICAL	SMC_PROG: PROT01
341S2994	1	IC, SMC, DEVELOPMENT-PROT02, K91	U4900	CRITICAL	SMC_PROG: PROT02
341S2861	1	IC, SMC, DEVELOPMENT-EVT, K91	U4900	CRITICAL	SMC_PROG: EVT
341S2864	1	IC, SMC, DEVELOPMENT-DVT, K91	U4900	CRITICAL	SMC_PROG: DVT
341S2867	1	IC, SMC, DEVELOPMENT-PVT, K91	U4900	CRITICAL	SMC_PROG: PVT


EFI ROM


335S0740	1	64 MBIT SPI SERIAL DUAL I/O FLASH	U6100	CRITICAL	BOOTROM_BLANK
341S2893	1	IC, EP1_ROM, PROTD0, K90/K901/K91/K91P/K92	U6100	CRITICAL	BOOTROM_PROG:PROTD0
341S2934	1	IC, EP1_ROM, PROTD1, K90/K901/K91/K91P/K92	U6100	CRITICAL	BOOTROM_PROG:PROTD1
341S2991	1	IC, EP1_ROM, PROTD2, K90/K901/K91/K91P/K92	U6100	CRITICAL	BOOTROM_PROG:PROTD2
341S2894	1	IC, EP1_ROM, EVT, K90/K901/K91/K91P/K92	U6100	CRITICAL	BOOTROM_PROG:EVT
341S2895	1	IC, EP1_ROM, DVT, K90/K901/K91/K91P/K92	U6100	CRITICAL	BOOTROM_PROG:DVT
341S2896	1	IC, EP1_ROM, PVT, K90/K901/K91/K91P/K92	U6100	CRITICAL	BOOTROM_PROG:PVT

PSOC

341S2902	1	IC_TP_P80C_K9x_PROTO0	U5701	CRITICAL	TPAD_PROG:PROTO0
341S2940	1	IC_TP_P80C_K9x_PROTO1	U5701	CRITICAL	TPAD_PROG:PROTO1
341S3001	1	IC_TP_P80C_K9x_PROTO2	U5701	CRITICAL	TPAD_PROG:PROTO2
341S3024	1	IC_TP_P80C_K9x_EVT	U5701	CRITICAL	TPAD_PROG:EVT
341S3099	1	IC_TP_P80C_K9x_DVT_PVT	U5701	CRITICAL	TPAD_PROG:PVT

SYNCH MASTER-K17 REF		SYNCH DATE=05/28/2009	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SHEET
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	5 OF 132
		SHEET	5 OF 101





SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE		Signal Aliases	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	9 OF 132
		SHEET	8 OF 101

D

C

B


A

D

C


B


A



PAGE TITLE			
CPU CLOCK/MISC/JTAG			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	11 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	10 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			








CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 2x 470uF 4mOhm (NOSTUFF), 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 28x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side.




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side




Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402





CPU VCCPLL DECOUPLING





SYNC MASTER=K92 MLB SYNC DATE=08/19/2010


CPU DECOUPLING-I		
 Apple Inc.	DRAWING NUMBER	SIZE
	REVISION	D
	BRANCH	
	PAGE	16 OF 132
NOTICE OF PROPRIETARY PROPERTY:		SHEET
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		14 OF 101
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		
IV ALL RIGHTS RESERVED		











MISC

CPU

GPIO

RSVD

NCTF

GPIO ISOLATION CIRCUIT

SYNC MASTER=K91 MLB

SYNC DATE=10/20/2010

PAGE TITLE

PCH MISC

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET


SIZE


D

21 OF 132

19 OF 101







BOM GROUP	BOM OPTIONS
HUB1_ALLREM	HUB1_NONREM1_0, HUB1_NONREM0_0
HUB1_1NONREM	HUB1_NONREM1_0, HUB1_NONREM0_1
HUB1_2NONREM	HUB1_NONREM1_1, HUB1_NONREM0_0
HUB1_3NONREM	HUB1_NONREM1_1, HUB1_NONREM0_1
HUB2_ALLREM	HUB2_NONREM1_0, HUB2_NONREM0_0
HUB2_1NONREM	HUB2_NONREM1_0, HUB2_NONREM0_1
HUB2_2NONREM	HUB2_NONREM1_1, HUB2_NONREM0_0
HUB2_3NONREM	HUB2_NONREM1_1, HUB2_NONREM0_1

NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0720	2	SMSC USB2514	U2600, U2650	CRITICAL	USBHUB_2514
338S0824	2	SMSC USB2514B	U2600, U2650	CRITICAL	USBHUB_2514B
338S0721	2	SMSC USX2061	U2600, U2650	CRITICAL	USBHUB_2061
338S0923	2	SMSC USX2513B	U2600, U2650	CRITICAL	USBHUB_2513B

T29 - no longer used, pulled up to 3V3 S0

IR Receiver

External B

External C

Bluetooth


Trackpad/Keyboard

External A

SD Card/Express Card

SYNC MASTER=K91 ERICS SYNC DATE=10/08/2010

PAGE TITLE		USB HUBS	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	26 OF 132
		SHEET	24 OF 101



PCH Reset Button



Ethernet WAKE# Isolation

Platform Reset Connections



Unbuffered

Buffered

Buffered CPU reset




ENET_MEDIA_SENSE ISOLATION CIRCUIT





VDDIO_25M_A: SB power rail for XTAL circuit.
VDDIO_25M_B: Ethernet power rail for XTAL circuit.
VDDIO_25M_C: T29 power rail for XTAL circuit.
NOTE: VDD_25M must be powered if any VDDIO_25M_x is powered.

GreenClk 25MHz Power
Ethernet XTAL Power
SB XTAL Power
T29 XTAL Power



NOTE:
This page is different for K92.
ENET_RESET_L hooked up differently on both the projects.

SYNC MASTER=K92_MLB		SYNC DATE=07/06/2010	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	28 OF 132
		SHEET	25 OF 101



Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_A
- =PP1V5_S3_MEM_A
- =PP0V75_S0_MEM_VTT_A
- =PPSPD_S0_MEM_A (2.5 - 3.3V)

Signal aliases required by this page:

- =I2C_SODIMMA_SCL
- =I2C_SODIMMA_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

"Factory" (top) slot

SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	26 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8		7		6		5		4		3		2		1		
D	CPU CHANNEL A DQS 0 -> DIMM A DQS 0				CPU CHANNEL B DQS 0 -> DIMM B DQS 0											
	MEM A DQS N<0> == =MEM A DQS N<0>				MEM B DQS N<0> == =MEM B DQS N<0>											
	MEM A DQS P<0> == =MEM A DQS P<0>				MEM B DQS P<0> == =MEM B DQS P<0>											
	MEM A DQ<7> == =MEM A DQ<3>				MEM B DQ<7> == =MEM B DQ<6>											
	MEM A DQ<6> == =MEM A DQ<6>				MEM B DQ<6> == =MEM B DQ<3>											
	MEM A DQ<5> == =MEM A DQ<5>				MEM B DQ<5> == =MEM B DQ<5>											
	MEM A DQ<4> == =MEM A DQ<4>				MEM B DQ<4> == =MEM B DQ<4>											
	MEM A DQ<3> == =MEM A DQ<7>				MEM B DQ<3> == =MEM B DQ<1>											
	MEM A DQ<2> == =MEM A DQ<0>				MEM B DQ<2> == =MEM B DQ<7>											
C	MEM A DQ<1> == =MEM A DQ<1>				MEM B DQ<1> == =MEM B DQ<2>											
	MEM A DQ<0> == =MEM A DQ<2>				MEM B DQ<0> == =MEM B DQ<0>											
	CPU CHANNEL A DQS 1 -> DIMM A DQS 1				CPU CHANNEL B DQS 1 -> DIMM B DQS 1											
	MEM A DQS N<1> == =MEM A DQS N<1>				MEM B DQS N<1> == =MEM B DQS N<1>											
	MEM A DQS P<1> == =MEM A DQS P<1>				MEM B DQS P<1> == =MEM B DQS P<1>											
	MEM A DQ<15> == =MEM A DQ<15>				MEM B DQ<15> == =MEM B DQ<15>											
	MEM A DQ<14> == =MEM A DQ<14>				MEM B DQ<14> == =MEM B DQ<14>											
	MEM A DQ<13> == =MEM A DQ<12>				MEM B DQ<13> == =MEM B DQ<13>											
	MEM A DQ<12> == =MEM A DQ<13>				MEM B DQ<12> == =MEM B DQ<12>											
B	MEM A DQ<11> == =MEM A DQ<10>				MEM B DQ<11> == =MEM B DQ<11>											
	MEM A DQ<10> == =MEM A DQ<11>				MEM B DQ<10> == =MEM B DQ<10>											
	MEM A DQ<9> == =MEM A DQ<9>				MEM B DQ<9> == =MEM B DQ<9>											
	MEM A DQ<8> == =MEM A DQ<8>				MEM B DQ<8> == =MEM B DQ<8>											
	CPU CHANNEL A DQS 2 -> DIMM A DQS 2				CPU CHANNEL B DQS 2 -> DIMM B DQS 2											
	MEM A DQS N<2> == =MEM A DQS N<2>				MEM B DQS N<2> == =MEM B DQS N<2>											
	MEM A DQS P<2> == =MEM A DQS P<2>				MEM B DQS P<2> == =MEM B DQS P<2>											
	MEM A DQ<23> == =MEM A DQ<23>				MEM B DQ<23> == =MEM B DQ<23>											
	MEM A DQ<22> == =MEM A DQ<22>				MEM B DQ<22> == =MEM B DQ<22>											
A	MEM A DQ<21> == =MEM A DQ<17>				MEM B DQ<21> == =MEM B DQ<21>											
	MEM A DQ<20> == =MEM A DQ<20>				MEM B DQ<20> == =MEM B DQ<20>											
	MEM A DQ<19> == =MEM A DQ<19>				MEM B DQ<19> == =MEM B DQ<19>											
	MEM A DQ<18> == =MEM A DQ<18>				MEM B DQ<18> == =MEM B DQ<18>											
	MEM A DQ<17> == =MEM A DQ<16>				MEM B DQ<17> == =MEM B DQ<17>											
	MEM A DQ<16> == =MEM A DQ<21>				MEM B DQ<16> == =MEM B DQ<16>											
	CPU CHANNEL A DQS 3 -> DIMM A DQS 3				CPU CHANNEL B DQS 3 -> DIMM B DQS 3											
	MEM A DQS N<3> == =MEM A DQS N<3>				MEM B DQS N<3> == =MEM B DQS N<3>											
	MEM A DQS P<3> == =MEM A DQS P<3>				MEM B DQS P<3> == =MEM B DQS P<3>											
MEM A DQ<31> == =MEM A DQ<31>				MEM B DQ<31> == =MEM B DQ<31>												
A	MEM A DQ<30> == =MEM A DQ<30>				MEM B DQ<30> == =MEM B DQ<30>											
	MEM A DQ<29> == =MEM A DQ<29>				MEM B DQ<29> == =MEM B DQ<29>											
	MEM A DQ<28> == =MEM A DQ<28>				MEM B DQ<28> == =MEM B DQ<28>											
	MEM A DQ<27> == =MEM A DQ<27>				MEM B DQ<27> == =MEM B DQ<27>											
	MEM A DQ<26> == =MEM A DQ<26>				MEM B DQ<26> == =MEM B DQ<26>											
	MEM A DQ<25> == =MEM A DQ<25>				MEM B DQ<25> == =MEM B DQ<25>											
	MEM A DQ<24> == =MEM A DQ<24>				MEM B DQ<24> == =MEM B DQ<24>											
	CPU CHANNEL A DQS 4 -> DIMM A DQS 4				CPU CHANNEL B DQS 4 -> DIMM B DQS 4											
	MEM A DQS N<4> == =MEM A DQS N<4>				MEM B DQS N<4> == =MEM B DQS N<4>											
	MEM A DQS P<4> == =MEM A DQS P<4>				MEM B DQS P<4> == =MEM B DQS P<4>											
A																
	MEM A DQ<39> == =MEM A DQ<38>				MEM B DQ<39> == =MEM B DQ<39>											
	MEM A DQ<38> == =MEM A DQ<37>				MEM B DQ<38> == =MEM B DQ<38>											
	MEM A DQ<37> == =MEM A DQ<39>				MEM B DQ<37> == =MEM B DQ<37>											
	MEM A DQ<36> == =MEM A DQ<33>				MEM B DQ<36> == =MEM B DQ<36>											
	MEM A DQ<35> == =MEM A DQ<35>				MEM B DQ<35> == =MEM B DQ<35>											
	MEM A DQ<34> == =MEM A DQ<34>				MEM B DQ<34> == =MEM B DQ<34>											
	MEM A DQ<33> == =MEM A DQ<32>				MEM B DQ<33> == =MEM B DQ<33>											
	MEM A DQ<32> == MEM A DQ<32>				MEM B DQ<32> == MEM B DQ<32>											
	CPU CHANNEL A DQS 5 -> DIMM A DQS 5				CPU CHANNEL B DQS 5 -> DIMM B DQS 5											
A	MEM A DQS N<5> == =MEM A DQS N<5>				MEM B DQS N<5> == =MEM B DQS N<5>											
	MEM A DQS P<5> == =MEM A DQS P<5>				MEM B DQS P<5> == =MEM B DQS P<5>											
	MEM A DQ<47> == =MEM A DQ<47>				MEM B DQ<47> == =MEM B DQ<47>											
A	MEM A DQ<46> == =MEM A DQ<41>				MEM B DQ<46> == =MEM B DQ<46>											
	MEM A DQ<45> == =MEM A DQ<43>				MEM B DQ<45> == =MEM B DQ<45>											
	MEM A DQ<44> == =MEM A DQ<44>				MEM B DQ<44> == =MEM B DQ<44>											
	MEM A DQ<43> == =MEM A DQ<40>				MEM B DQ<43> == =MEM B DQ<43>											
	MEM A DQ<42> == =MEM A DQ<46>				MEM B DQ<42> == =MEM B DQ<42>											
	MEM A DQ<41> == =MEM A DQ<42>				MEM B DQ<41> == =MEM B DQ<41>											
	MEM A DQ<40> == =MEM A DQ<45>				MEM B DQ<40> == =MEM B DQ<40>											
	CPU CHANNEL A DQS 6 -> DIMM A DQS 6				CPU CHANNEL B DQS 6 -> DIMM B DQS 6											
	MEM A DQS N<6> == =MEM A DQS N<6>				MEM B DQS N<6> == =MEM B DQS N<6>											
	MEM A DQS P<6> == =MEM A DQS P<6>				MEM B DQS P<6> == =MEM B DQS P<6>											
A																
	MEM A DQ<55> == =MEM A DQ<49>				MEM B DQ<55> == =MEM B DQ<55>											
	MEM A DQ<54> == =MEM A DQ<54>				MEM B DQ<54> == =MEM B DQ<54>											
	MEM A DQ<53> == =MEM A DQ<55>				MEM B DQ<53> == =MEM B DQ<53>											
	MEM A DQ<52> == =MEM A DQ<52>				MEM B DQ<52> == =MEM B DQ<52>											
	MEM A DQ<51> == =MEM A DQ<51>				MEM B DQ<51> == =MEM B DQ<51>											
	MEM A DQ<50> == =MEM A DQ<50>				MEM B DQ<50> == =MEM B DQ<50>											
	MEM A DQ<49> == =MEM A DQ<53>				MEM B DQ<49> == =MEM B DQ<49>											
	MEM A DQ<48> == =MEM A DQ<48>				MEM B DQ<48> == =MEM B DQ<48>											
	CPU CHANNEL A DQS 7 -> DIMM A DQS 7				CPU CHANNEL B DQS 7 -> DIMM B DQS 7											
A	MEM A DQS N<7> == =MEM A DQS N<7>				MEM B DQS N<7> == =MEM B DQS N<7>											
	MEM A DQS P<7> == =MEM A DQS P<7>				MEM B DQS P<7> == =MEM B DQS P<7>											
	MEM A DQ<63> == =MEM A DQ<59>				MEM B DQ<63> == =MEM B DQ<63>											
	MEM A DQ<62> == =MEM A DQ<58>				MEM B DQ<62> == =MEM B DQ<62>											
	MEM A DQ<61> == =MEM A DQ<56>				MEM B DQ<61> == =MEM B DQ<61>											
	MEM A DQ<60> == =MEM A DQ<61>				MEM B DQ<60> == =MEM B DQ<60>											
	MEM A DQ<59> == =MEM A DQ<63>				MEM B DQ<59> == =MEM B DQ<59>											
	MEM A DQ<58> == =MEM A DQ<62>				MEM B DQ<58> == =MEM B DQ<58>											
	MEM A DQ<57> == =MEM A DQ<57>				MEM B DQ<57> == =MEM B DQ<57>											
MEM A DQ<56> == =MEM A DQ<60>				MEM B DQ<56> == =MEM B DQ<56>												
<div><div><div>8</div><div>7</div><div>6</div><div>5</div><div>4</div><div>3</div><div>2</div><div>1</div></div><div><div>8</div><div>7</div><div>6</div><div>5</div><div>4</div><div>3</div><div>2</div><div>1</div></div></div> <div><div><div>SYNC_MASTER=K92_SUMA</div><div>SYNC_DATE=05/10/2010</div></div><div><div>PAGE TITLE</div><div>DDR3 Byte/Bit Swaps</div></div><div><div><div><div><div><div></div><div>Apple Inc.</div></div></div><div><div>DRAWING NUMBER</div><div>SHEET</div></div><div><div>REVISION</div><div></div></div></div><div><div>BRANCH</div><div></div></div><div><div>PAGE</div><div>30 OF 132</div></div><div><div>SHEET</div><div>27 OF 101</div></div></div><div><div>NOTICE OF PROPRIETARY PROPERTY:</div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:</div><div>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</div><div>II NOT TO REPRODUCE OR COPY IT</div><div>III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</div><div>IV ALL RIGHTS RESERVED</div></div></div></div>																

Page Notes

Power aliases required by this page:

- =PP1V5_S0_MEM_B
- =PP1V5_S3_MEM_B
- =PP0V75_S0_MEM_VTT_B
- =PPSPD_S0_MEM_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C_S0DIMM_SCL
- =I2C_S0DIMM_SDA

BOM options provided by this page:

(NONE)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




"Expansion" (bottom) slot

SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		31 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		28 OF 101	
IV ALL RIGHTS RESERVED			


The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3<->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp


Ensures CKE signals are held low in S3




Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
to	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
CPU Memory S3 Support		DRAWING NUMBER	
 Apple Inc.		SIZE D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		32 OF 132	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		29 OF 101	



Page Notes


Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
VREFMRGN - Stuffs VREF Margining Circuitry.
VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value			0.75V (DAC: 0x3A)		1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:			0.300V - 1.200V (+/- 450mV)		1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:			0.000V - 1.501V (0x00 - 0x74)		0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
Vref current:			+3.4mA - -3.4mA (- = sourced)		+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:			7.69mV / step @ output		8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE		FSB/DDR3/FRAMEBUF Vref Margining	
Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	33 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	30 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0002	4	RES, 00HM, 0201	L3470,L3471,L3473,L3474		

3V S3 WLAN FET	
MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%

SYNC MASTER=K91 MARY		SYNC DATE=10/08/2010	
PAGE TITLE		X19/ALS/CAMERA CONNECTOR	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		PAGE	34 OF 132
		SHEET	31 OF 101

D

C

B

A

D


C

B


A

SD CARD 3.3V OVERCURRENT PROTECTION CHIP WITH ACTIVE LOAD DISCHARGE


TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SDCONN DETECT DEBOUNCE, INVERSION, AND DETECT-CHANGED PCH GPIO LATCH CIRCUIT



SD CARD CONNECTOR



516-0225
CRITICAL
J3500
SD-CARD-K19-K24
F-RT-TH

SDCONN_CLK R 1
SDCONN_CMD R 0402
SDCONN_R_DATA<0>
SDCONN_R_DATA<1>
SDCONN_R_DATA<2>
SDCONN_R_DATA<3>
SDCONN_R_DATA<4>
SDCONN_R_DATA<5>
SDCONN_R_DATA<6>
SDCONN_R_DATA<7>
SDCONN_DETECT R

SDCONN_WP
PP3V3_S0_SW_SD_PWR

NOSTUFF
C3571
22PF
50V
CERM
402

NOSTUFF
C3570
15PF
50V
CERM
402

3
6
5
2
7
8
9
10
11
12
13
14
15
16
4
17
18
19
20

VSS
VSS
CLK
CMD
DAT0 (CARD INSERTED = OPEN)
DAT1 CAESAR-IV CARD DETECT IS PROGRAMMABLE, BUT A SILICON BUG
DAT2 MAKES THE ACTIVE-HIGH CASE UNUSABLE.
CD/DAT3
DAT4
DAT5
DAT6
DAT7
CARD_DETECT_SW
CARD_DETECT_GND
WRITE_PROTECT_SW
VDD
SHLD_PIN
SHLD_PIN
SHLD_PIN
SHLD_PIN

SDCARD MASTER=K91 ERICSDATE=10/08/2010
PAGE 1001
SD READER CONNECTOR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
SIZE
D

REVISION

BRANCH

PAGE
35 OF 132

SHEET
32 OF 101



D




C

B

A

8 7 6 5 4 3 2 1

35 7 PP1V05 T29
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA



PP3V3 T29
135 mA (Single-Port)
152 mA (Dual-Port)
EDP: 200 mA

0-ohms are placeholders for now, replace with proper values after characterization.

D

C

B

A

8 7 6 5 4 3 2 1

SYNC MASTER=T29 REF		SYNC DATE=10/12/2010	
PAGE TITLE T29 Host (2 of 2)			
		DRAWING NUMBER	SIZE D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	37 OF 132
		SHEET	34 OF 101

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D

C

B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C

B

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

A



BCM57765 ENET SR pins are internal 1.2V switching regulator. See note for SR_DISABLE below.
If disabled: Okay to float VDD, VDDP & LX pin. VFB must always connect to =PP1V2_S3_ENET_PHY.
If enabled: VDD/VDDP connect to =PP3V3_S3_ENET_PHY (add bypassing), LX connects to inductor.
Special Star routing needed on these pins. Decoupling on Pg 37.

PP1V2 ENET
???mA (1000base-T, Caesar V)

LR_OUT/GPIO1 is used as a 3.3V/1.8V internal LDO out for the card reader on-chip I/O. Connect only to U3900 pin 20.

No MS (Memory Stick) Insert feature needed. Control signal to light LED or control SD bus power.
SR_DISABLE must be pulled down to use internal SR. IPD has a race condition.

PHY Non-Volatile Memory

ROM contains MAC address, PCIe config info as well as code for Bonjour proxy. Required for proper PHY operation.
(Required ROM size TBD)

BCM57765 supports both active-levels for WP.


SYNC MASTER=K91.ERIC		SYNC DATE=10/11/2010	
PAGE TITLE		ETHERNET PHY (CAESAR IV)	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	D
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	39 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	36 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			


Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K91 TRINHNT		SYNC DATE=05/26/2010	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			40 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			37 OF 101
IV ALL RIGHTS RESERVED			



Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (FW VP FET Input)
- =PPBUS_FW_FET (FW VP FET Output)
- =PP3V3_FW_P3V3FWFET (3.3V FET Input)
- =PP3V3_FW_FET (3.3V FET Output)
- =PP3V3_FW_FWPHY (PHY 3.3V Power)
- =PP3V3_S0_FWLATEVG
- =PP3V3_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_FW_P1V0FWFET (1.0V FET Input)
- =PP1V0_FW_FET_R (1.0V FET Output)
- =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW_CLKREQ_L
- =FW_PME_L


BOM options provided by this page:

(NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
Host can detect as load on TPBIAS signal.
Current source only active when FW_PWR_EN is low.



FireWire PHY WAKE# Support


When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



- Dual-purpose output:
- 1) 5K Pull-down Detect when FW_PWR_EN is low.
 - 2) FW643 WAKE# (PME#) when PHY is powered.

Pull-up provided on another page.

3.3V FW Switch




U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A


1.0V FW Switch



SYNC MASTER=T27 REF		SYNC DATE=06/10/2010	
PAGE TITLE		FireWire Port & PHY Power	
Apple Inc.		DRAWING NUMBER	SIZE D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	42 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	39 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

A

1394b implementation based on Apple
FireWire Design Guide (FWDG 0.6, 5/

SYNCH MASTER=T27 REF		SYNCH DATE=06/10/2010	
PAGE TITLE			
FireWire Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		43 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		40 OF 101	
IV ALL RIGHTS RESERVED			

D

C

B

A

D


C

B


A

SATA ODD Connector

ODD Power Control





SATA HDD / IR / SIL Connector



Internally PD ~150K
Write:0xB6 Read:0xB7

ADDR1	ADD0	Address (R/W)
L	L	0x96/0x97
L	H	0x98/0x99
H	L	0xB6/0xB7
H	H	0xB8/0xB9






USB Port Power Switch


Left USB Port A

Current limit per port (R4600): 2.18A min / 2.63A max

USB/SMC Debug Mux


Left USB Port B


SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE		External USB Connectors	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	46 OF 132
		SHEET	42 OF 101


[illegible]


A





SYNCH MASTER=K91 BEN		SYNCH DATE=07/12/2010	
PAGE TITLE			
SMC			
 Apple Inc.		DRAWING NUMBER	
		SIZE	
		D	
		REVISION	
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	
		49 OF 132	
		SHEET	
		44 OF 101	



SYNC MASTER=K91 BEN		SYNC DATE=07/12/2010	
PAGE TITLE			
SMC Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	PAGE
			50 OF 132
		SHEET	45 OF 101








PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	4	RES, 00HM, 0402	C5308,C5327,C5367,C5377		ISNS_ON:NO

SYNC MASTER=K91 DINESH

SYNC DATE=08/16/2010

Voltage & Load Side Current Sensing

 Apple Inc.


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

53 OF 132

REVISION

48 OF 101




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0090	2	RES, 00HM, 0402	C5451,C5461		ISNS_ON:NO

SYNC MASTER=K91 DINESH

SYNC DATE=10/29/2010

High Side and CPU/AXG Current Sensing

 Apple Inc.

DRAWING NUMBER
SIZE
D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION
BRANCH
PAGE
54 OF 132
SHEET
49 OF 101


8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




C




A






PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




TPAD Buttons Disable




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
	80UA			0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
	14MA (MAX)			0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector



SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion. Keys ANDed with PSOC power to isolate when PSOC is not powered.







PAGE TITLE		SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
WELLSPRING 1		DRAWING NUMBER		SIZE	
Apple Inc.		REVISION		D	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		57 OF 132	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET		52 OF 101	
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					


```


BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
- DROOP LINE REGULATION
- RIPPLE TO MEET ERS
- 100-300 KHZ CLEAN SPECTRUM
- STARTUP TIME LESS THAN 2MS
- R5812,R5813,C5818 MODIFIED

```













NOTES ON CODEC I/O


DIFF FSINPUT= 2.45VRMS
SE FSINPUT= 1.22VRMS
DAC1 FSOUTPUT= 1.34VRMS
DAC2/3 FSOUTPUTDIFF= 2.67VRMS
DAC2/3 FSOUTPUTSE= 1.34VRMS


SYNC MASTER=K91 AUDIO		SYNC DATE=09/30/2010	
PAGE TITLE			
AUDIO: CODEC/REGULATOR			
 Apple Inc.		DRAWING NUMBER	8142
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	62 OF 132
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	56 OF 101
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			











CODEC OUTPUT SIGNAL PATHS

FUNCTION	VOLUME	CONVERTER	PIN COMPLEX	MUTE CONTROL	DET ASSIGNMENT
HP/LINE OUT	0X02 (2)	0X02 (2)	0X09 (9,A)	N/A	0X09 (A)
SATELLITES	0X04 (4)	0X04 (4)	0X0B (11)	GPIO_3	N/A
SUB	0X03 (3)	0X03 (03)	0X0A (10)	GPIO_3	N/A
SPDIF OUT	N/A	0X08 (8)	0X10 (16)	N/A	0X0C (B)

CODEC INPUT SIGNAL PATHS

FUNCTION	CONVERTER	PIN COMPLEX	VREF	DET ASSIGNMENT
LINE IN	0X05 (5)	0X0C (12,C)	N/A	0X0C (12,C)
SPDIF IN	0X07 (7)	0X0F (15)	N/A	N/A
BUILT-IN MIC	0X06 (6)	0X0D (13)	N/A	N/A
HEADSET MIC	0X06 (6)	0X0D (13,V22,B,LEFT)	MIKEY	MIKEY

SYSTEM INT AND GPIO LINES

FUNCTION	INT	GPIO
MIKEY ENABLE		SATA4GP/GPIO 16
MIKEY INTERRUPT	PIRQ H	GPIO 5
PERIPHERAL DETECT	PIRQ F	GPIO 3

PORT B LEFT(HEADSET MIC)
HP=80HZ, LP=8.82KHZ

CRITICAL
L6880
FERR-1000-OHM

MIN_LINE_WIDTH=0.1MM
MIN_NECK_WIDTH=0.1MM
VOLTAGE=3.3V

PP3V3 S0 HS RX
CSP MIKEY
APN:353S2640

CRITICAL
U6880

CD3282A1

WCSF

AVDD

SCL

MICBIAS

SDA

DETECT

INT*

ENABLE

HDDET

CS

AGND

D2

D3

D4

D5

D6

D7

D8

D9

D10

D11

D12

D13

D14

D15

D16

D17

D18

D19

D20

D21

D22

D23

D24

D25

D26

D27

D28

D29

D30

D31

D32

D33

D34

D35

D36

D37

D38

D39

D40

D41

D42

D43

D44

D45

D46

D47

D48

D49

D50

D51

D52

D53

D54

D55

D56

D57

D58

D59

D60

D61

D62

D63

D64

D65

D66

D67

D68

D69

D70

D71

D72

D73

D74

D75

D76

D77

D78

D79

D80

D81

D82

D83

D84

D85

D86

D87

D88

D89

D90

D91

D92

D93

D94

D95

D96

D97

D98

D99

D100

D101

D102

D103

D104

D105

D106

D107

D108

D109

D110

D111

D112

D113

D114

D115

D116

D117

D118

D119

D120

D121

D122

D123

D124

D125

D126

D127

D128

D129

D130

D131

D132

D133

D134

D135

D136

D137

D138

D139

D140

D141

D142

D143

D144

D145

D146

D147

D148

D149

D150

D151

D152

D153

D154

D155

D156

D157

D158

D159

D160

D161

D162

D163

D164

D165

D166

D167

D168

D169

D170

D171

D172

D173

D174

D175

D176

D177

D178

D179

D180

D181

D182

D183

D184

D185

D186

D187

D188

D189

D190

D191

D192

D193

D194

D195

D196

D197

D198

D199

D200

D201

D202

D203

D204

D205

D206

D207

D208

D209

D210

D211

D212

D213

D214

D215

D216

D217

D218

D219

D220

D221

D222

D223

D224

D225

D226

D227

D228

D229

D230

D231

D232

D233

D234

D235

D236

D237

D238

D239

D240

D241

D242

D243

D244

D245

D246

D247

D248

D249

D250

D251

D252

D253

D254

D255

D256

D257

D258

D259

D260

D261

D262

D263

D264

D265

D266

D267

D268

D269

D270

D271

D272

D273

D274

D275

D276

D277

D278

D279

D280

D281

D282

D283

D284

D285

D286

D287


D288

D289

D290

D291



MagSafe DC Power Jack





The chassis ground will otherwise float and can send transients onto ADAPTER_SENSE when AC is connected.


3.425V "G3Hot" Supply


Supply needs to guarantee 3.31V delivered to SMC VRef generator




SYNC MASTER=K91.ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
DC-In & Battery Connectors			
 Apple Inc.		DRAWING NUMBER	SIZE
			D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		BRANCH	
		PAGE	69 OF 132
		SHEET	62 OF 101







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S3259	1	IC,MAX15092,3+1PH CPU REG,1MVP7,5X5QFN40	U7400	CRITICAL	

SYNC MASTER=K91 ERIC		SYNC DATE=10/08/2010	
PAGE TITLE			
CPU IMVP7 & AXG VCore Regulator			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			74 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			67 OF 101
IV ALL RIGHTS RESERVED			

D




B

A

D


1.8V S0 Regulator




$$V_{out} = 0.8V * (1 + R_a / R_b)$$

1.05V SUS LDO

Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.




1.5V S0 Regulator




$$V_{out} = 0.8V * (1 + R_a / R_b)$$


CAESAR IV 1.2V INT.VR CMPTS




1.2V S0 (GMUX) Regulator



Vout = 1.2V
MAX CURRENT = 0.7A
FREQ = 1MHZ

SYNC MASTER-K91 ERIC		SYNC DATE=11/01/2010	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	
		SIZE D	
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I WANT TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I DO NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I WANT ALL RIGHTS RESERVED		77 OF 132	
		SHEET	
		70 OF 101	



Page Notes

Power aliases required by this page:


- =PP1V2_GPU_PEX_PLLEXVDD
- =PP1V2_GPU_PEX_IOVDDQ
- =PP1V2_GPU_PEX_IOVDD

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



Page Notes

Power aliases required by this page:


- PPVCORE_GPU
- PP1V8S1V5_GPU_FB_VDDR1
- PP1V8_GPU_VDD_CT
- PP1V0_GPU_PLL
- PP1V3_GPU_VDDR3
- PP1V3_GPU_VDDR4
- PP1V8_GPU_MEM_PLL
- PP1V8_GPU_PCIE_VDDR
- PP1V8_GPU_PCIE_VDDC

Signal aliases required by this page:

(NONE)

BOM options provided by this page:

(NONE)



Page Notes

Power aliases required by this page:
- ~PPIV5SRIV35_FB_CAL
- ~PPIV5SRIV35_FB_REF

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

SYNC MASTER=K92_MLB

SYNC DATE=08/03/2010

Whistler FRAME BUFFER I/F

Apple Inc.

DRAWING NUMBER
D


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

BRANCH

PAGE
82 OF 132

SHEET
75 OF 101



Power aliases required by this page:
- =PP1V5_S0GPU_ISNS

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
GPU:WHISTLER is the BOM option called out on all Rs and Cs on this page

U8400
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C
(1 OF 2)
OMIT

GPU:WHISTLER is the BOM option called out on ALL Rs and Cs on this page!

U8450
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C
(1 OF 2)
OMIT

SYNC MASTER=K92, MLB

SYNC DATE=08/19/2010

GDDR5 Frame Buffer A

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE COMPUTER, INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION


BRANCH

PAGE

SHEET

84 OF 132

76 OF 101



Power aliases required by this page:
- PP1V5_S0GPU_ISNS


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)

U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C
(1 OF 2)
OMIT

U8500
32MX32-1.25GHZ-MFL
BGA
H5GQ1H24AFR-T2C
(1 OF 2)
OMIT

SYNC MASTER=K92_MLB		SYNC DATE=08/19/2010	
GDDR5 Frame Buffer B			
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	B
PAGE		85 OF 132	
SHEET		77 OF 101	



VRAM BOM OPTION TABLE			
	VRAM_DVP0 (STUFF R8613?)	VRAM_DVP1 (STUFF R8612?)	VRAM_DVP2 (STUFF R8611?)
K92 SAMSUNG 1G	NO	NO	YES
K92 HYNIX 1G	YES	NO	YES
K91F SAMSUNG 512M	NO	NO	NO
K91F HYNIX 512M	NO	YES	NO
K91F SAMSUNG 1G	YES	NO	NO
K91F HYNIX 1G	YES	YES	NO

NOTE: AMD STRAPS FOR IDENTIFYING VRAM VENDOR & SIZE FOR WHISTLER

K92 Samsung 1G	-	NOSTUFF	R8613,	NOSTUFF	R8612,	STUFF	R8611
K92 Hynix 1G	-	STUFF	R8613,	NOSTUFF	R8612,	STUFF	R8611
K91FSamsung 512M	-	NOSTUFF	R8613,	NOSTUFF	R8612,	NOSTUFF	R8611
K91FHynix 512M	-	NOSTUFF	R8613,	STUFF	R8612,	NOSTUFF	R8611
K91FSamsung 1G	-	STUFF	R8613,	NOSTUFF	R8612,	NOSTUFF	R8611
K91FHynix 1G	-	STUFF	R8613,	STUFF	R8612,	NOSTUFF	R8611

NO STRAP CHANGES ARE REQUIRED FOR SEYMOUR BASED SYSTEMS

Page Notes

Power aliases required by this page:

- PP3V3_GPU_I2C
- PP1V8_GPU_VREF0
- PP1V8_GPU_DPLL
- PP1V0_GPU_DPLL
- PP1V0_GPU_TS

Signal aliases required by this page:

- (NONE)

BOM options provided by this page:

- (NONE)

SYNC MASTER=K92 MLB SYNC DATE=12/01/2010

PAGE TITLE

Whistler LVDS/DP/GPIO


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
I NOT TO REPRODUCE OR COPY IT
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
I ALL RIGHTS RESERVED

DRAWING NUMBER
REVISION
BRANCH
PAGE
SHEET

86 OF 132
78 OF 101





Page Notes	
Power aliases required by this page:	
- PP1V8_GPU_DP_AB	
- PP1V8_GPU_DP_CD	
- PP1V8_GPU_DP_EF	
- PP1V0_GPU_DP_AB	
- PP1V0_GPU_DP_CD	
- PP1V0_GPU_DP_EF	
Signal aliases required by this page:	
(NONE)	
BOM options provided by this page:	
(NONE)	

AB39	PCIE_VSS_AB39	GND_A3	A3
E39	PCIE_VSS_E39	GND_A37	A37
F34	PCIE_VSS_F34	GND_AA2	AA2
F39	PCIE_VSS_F39	GND_AA6	AA6
G33	PCIE_VSS_G33	GND_AA16	AA16
G34	PCIE_VSS_G34	GND_AA18	AA18
H31	PCIE_VSS_H31	GND_AA21	AA21
H34	PCIE_VSS_H34	GND_AA23	AA23
H39	PCIE_VSS_H39	GND_AA26	AA26
J31	PCIE_VSS_J31	GND_AA28	AA28
J34	PCIE_VSS_J34	GND_AB12	AB12
K31	PCIE_VSS_K31	GND_AB15	AB15
K34	PCIE_VSS_K34	GND_AB17	AB17
K39	PCIE_VSS_K39	GND_AB20	AB20
L31	PCIE_VSS_L31	GND_AB22	AB22
L34	PCIE_VSS_L34	GND_AB24	AB24
M34	PCIE_VSS_M34	GND_AB27	AB27
M39	PCIE_VSS_M39	GND_AC2	AC2
N31	PCIE_VSS_N31	GND_AC6	AC6
N34	PCIE_VSS_N34	GND_AC11	AC11
P31	PCIE_VSS_P31	GND_AC13	AC13
P34	PCIE_VSS_P34	GND_AC16	AC16
P39	PCIE_VSS_P39	GND_AC18	AC18
R34	PCIE_VSS_R34	GND_AC21	AC21
T31	PCIE_VSS_T31	GND_AC23	AC23
T34	PCIE_VSS_T34	GND_AC26	AC26
T39	PCIE_VSS_T39	GND_AC28	AC28
U31	PCIE_VSS_U31	GND_AD9	AD9
U34	PCIE_VSS_U34	GND_AD15	AD15
V39	PCIE_VSS_V39	GND_AD17	AD17
W31	PCIE_VSS_W31	GND_AD20	AD20
W34	PCIE_VSS_W34	GND_AD22	AD22
Y34	PCIE_VSS_Y34	GND_AD27	AD27
Y39	PCIE_VSS_Y39	GND_AE2	AE2
A39	VSS_MECH_A39	GND_AE6	AE6
AW1	VSS_MECH_AW1	GND_AF10	AF10
AW39	VSS_MECH_AW39	GND_AF16	AF16
		GND_AF18	AF18

AF21	GND_AF21	U8000	GND_F31	F31
AG2	GND_AG2	(9 OF 9)	GND_F33	F33
AG6	GND_AG6	WHISTLER	GND_G2	G2
AG9	GND_AG9	40NM-ES	GND_G6	G6
AG17	GND_AG17	OMIT	GND_H9	H9
AG20	GND_AG20		GND_J2	J2
AG22	GND_AG22		GND_J6	J6
AH21	GND_AH21		GND_J8	J8
AJ2	GND_AJ2		GND_J27	J27
AJ6	GND_AJ6		GND_K7	K7
AJ10	GND_AJ10		GND_K14	K14
AJ11	GND_AJ11		GND_L2	L2
AJ28	GND_AJ28		GND_L6	L6
AK7	GND_AK7		GND_L11	L11
AK11	GND_AK11		GND_L17	L17
AK31	GND_AK31		GND_L22	L22
AL2	GND_AL2		GND_L24	L24
AL6	GND_AL6		GND_M17	M17
AL8	GND_AL8		GND_M22	M22
AL11	GND_AL11		GND_M24	M24
AL14	GND_AL14		GND_N2	N2
AL17	GND_AL17		GND_N6	N6
AL20	GND_AL20		GND_N16	N16
AL23	GND_AL23		GND_N18	N18
AL26	GND_AL26		GND_N21	N21
AL32	GND_AL32		GND_N23	N23
AM9	GND_AM9		GND_N26	N26
AM11	GND_AM11		GND_R2	R2
AM31	GND_AM31		GND_R6	R6
AN2	GND_AN2		GND_R15	R15
AN6	GND_AN6		GND_R17	R17
AN8	GND_AN8		GND_R20	R20
AN11	GND_AN11		GND_R22	R22
AN30	GND_AN30		GND_R24	R24
AP7	GND_AP7		GND_R27	R27
AP9	GND_AP9		GND_T11	T11
AP11	GND_AP11		GND_T13	T13
AR5	GND_AR5		GND_T16	T16
B7	GND_B7		GND_T18	T18
B9	GND_B9		GND_T21	T21
B11	GND_B11		GND_T23	T23
B13	GND_B13		GND_T26	T26
B15	GND_B15		GND_U2	U2
B17	GND_B17		GND_U6	U6
B19	GND_B19		NC/GND	U13
B21	GND_B21		GND_U15	U15
B23	GND_B23		GND_U17	U17
B25	GND_B25		GND_U20	U20
B27	GND_B27		GND_U22	U22
B29	GND_B29		GND_U24	U24
B31	GND_B31		GND_U27	U27
B33	GND_B33		GND_V11	V11
C1	GND_C1		NC/GND	V13
C39	GND_C39		GND_V16	V16
E5	GND_E5		GND_V18	V18
E35	GND_E35		GND_V21	V21
F7	GND_F7		GND_V23	V23
F9	GND_F9		GND_V26	V26
F11	GND_F11		GND_W2	W2
F13	GND_F13		GND_W6	W6
F15	GND_F15		GND_Y15	Y15
F17	GND_F17		GND_Y17	Y17
F19	GND_F19		GND_Y20	Y20
F21	GND_F21		GND_Y22	Y22
F23	GND_F23		GND_Y24	Y24
F25	GND_F25		GND_Y27	Y27
F27	GND_F27		GND/PX_EN	AL21
F29	GND_F29			

SYNC MASTER=K92 SUMA

SYNC DATE=06/15/2010

Whistler DP PWR/GNDs

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION


BRANCH

PAGE

SHEET


88 OF 132

80 OF 101




VID4	VID3	VID2	VID1	VID0	Voltage	Max Batt	Balanced	Max perf
1	0	1	0	1	0.74675V	K18		-
1	0	0	1	0	0.82400V	-	K18	-
0	1	1	1	1	0.90125V	-	-	K18

BOM GROUP	BOM OPTIONS
GPUVID_1P11V	GPUVID4_0,GPUVID3_0,GPUVID2_1,GPUVID1_1,GPUVID0_1


SYNCH MASTER-K91 ERIC		SYNCH DATE=12/21/2010	
PAGE TITLE			
GPU (Whistler) CORE SUPPLY			
 Apple Inc.		DRAWING NUMBER	
		SIZE	
		D	
REVISION			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 89 OF 132	
		SHEET 81 OF 101	

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG





LVDS DDC MUX



SYNC MASTER=K92 MLB		SYNC DATE=11/21/2010	
PAGE TITLE		Muxed Graphics Support	
Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	92 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	83 OF 101
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.40	R9717, R9718, R9719		BKLT:ENG
103S0198	3	RES, THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.40	R9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=K901 KIRAS SYNC DATE=06/25/2010	
LCD Backlight Driver	
Apple Inc.	
DRAWING NUMBER	SIZE
REVISION	D
NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART	
IV ALL RIGHTS RESERVED	
PAGE	97 OF 132
SHEET	88 OF 101

D

C

B

A

D


C

B


A

GPU Rail Sequencing


Whistler GPU requires rails to come up in the following order:
1) GPU_3.3V
2) GPUVcore
3) GPU_1.0V
4) GPU_1.8V/GDDR5 1.5/1.35V




PCH S0 PWRGD




EXT GPU PWRGD Pullup



Unused PGOOD signal



SYNC MASTER=K91 MARY		SYNC DATE=08/03/2010	
PAGE TITLE		Power Sequencing EG/PCH S0	
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	99 OF 132
		SHEET	89 OF 101

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?
CPU_8MIL	*	8 MIL	?
CPU_COMP	*	20 MIL	?
CPU_ITP	*	=2:1_SPACING	?
CPU_VCCSENSE	*	25 MIL	?

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: Calpella SFF DG (DG-407364_v1.5), Section 2.8

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	=3X_DIELECTRIC	?
CLK_PCIE	*	20 MIL	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	TOP,BOTTOM	=2x_DIELECTRIC	?
CPU_VID	*	0.457 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	TOP,BOTTOM	=4X_DIELECTRIC	?

CPU Net Properties

		NET_TYPE		
ELECTRICAL_CONSTRAINT_SET		PHYSICAL	SPACING	
DMI_S2N	PCIE_85D	PCIE	DMI_S2N P<3:0>	6 9 17
DMI_S2N	PCIE_85D	PCIE	DMI_S2N N<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S P<3:0>	9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S N<3:0>	9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA P<7:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA N<7:0>	6 9 17
	CPU_50S	CPU_AGTL	FDI_FSYNC<1..0>	6 9 17
	CPU_50S	CPU_AGTL	FDI_LSYNC<1..0>	6 9 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_P	10 16
	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M_CPU_N	10 16
	CPU_50S	CPU_AGTL	FDI_INT	6 9 17
CPU_PECT	CPU_50S	PCIE	CPU_PECT	10 19 44
PM_SYNC	CPU_50S	CPU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CPU_50S	CPU_AGTL	PM_MEM_PWRGD	10 17 29
XDP_CPU_PWRGOOD	CPU_50S	CPU_ITP	XDP_CPU_PWRGD	23
XDP_DBRESET_L	CPU_50S	CPU_ITP	XDP_DBRESET_L	10 23 25
XDP_PRDY_L	CPU_50S	CPU_ITP	XDP_CPU_PRDY_L	10 23
XDP_PREQ_L	CPU_50S	CPU_ITP	XDP_CPU_PREQ_L	10 23
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP0	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP1	
CPU_SM_RCOMP	CPU_27P4S	CPU_COMP	CPU_SM_RCOMP2	
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<11..0>	9 23
CPU_CFG	CPU_50S	CPU_ITP	CPU_CFG<17..16>	9 23
CPU_CATERR_L	CPU_50S	CPU_AGTL	CPU_CATERR_L	10
	CPU_50S	CPU_AGTL	CPU_PROC_SEL_L	10 17
	CPU_50S	CPU_AGTL	TP_CPU_VTT_SELECT	6
CPU_PROCHOT_L	CPU_50S	CPU_AGTL	CPU_PROCHOT_L	10 45 67
CPU_PWRGD	CPU_50S	CPU_AGTL	CPU_PWRGD	10 19 23
PM_THRMTRIP_L	CPU_50S	CPU_8MIL	PM_THRMTRIP_L	10 19
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_P	10 16
XDP_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M_N	10 16
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_P	16 23
XDP_CLK_PCH	CLK_PCIE_90D	CLK_PCIE	ITPXDP_CLK100M_N	16 23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CLK_ITP	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
PM_DPRSLEVR	CPU_55S	CPU_8MIL	CPU_PSI_L	
	CPU_50S	CPU_AGTL	PM_DPRSLEVR	
	CPU_27P4S	CPU_COMP	CPU_PEG_COMP	9
	CPU_27P4S	CPU_COMP	CPU_PEG_RBIAS	
	CPU_27P4S	CPU_COMP	CPU_COMP3	
	CPU_27P4S	CPU_COMP	CPU_COMP2	
	CPU_27P4S	CPU_COMP	CPU_COMP1	
	CPU_27P4S	CPU_COMP	CPU_COMP0	
XDP_TDI	CPU_50S	CPU_ITP	XDP_CPU_TDI	10 23
XDP_TDO	CPU_50S	CPU_ITP	XDP_CPU_TDO	10 23
XDP_TMS	CPU_50S	CPU_ITP	XDP_CPU_TMS	10 23
XDP_TCK	CPU_50S	CPU_ITP	XDP_CPU_TCK	10 23
XDP_TEST_L	CPU_50S	CPU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM	CPU_50S	CPU_ITP	XDP_BPM_L<3..0>	10 23
XDP_BPM_L	CPU_50S	CPU_ITP	XDP_BPM_L<7..4>	10 23
(FSB_CPURST_L)	CPU_50S	CPU_ITP	XDP_CPURST_L	23
	CPU_55S	CPU_8MIL	CPU_VID<6..0>	6
	CPU_50S	CPU_AGTL	CPUIMVP_IMON	
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_P	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCIOSENSE_N	12 69
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_P	12 67
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_SENSE_N	12 67
	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_P	12
	CPU_27P4S	CPU_VCCSENSE	CPU_VCC_VALSENSE_N	12
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_P	12
	CPU_27P4S	CPU_VCCSENSE	CPU_AXG_VALSENSE_N	12
PM_DPRSLEVR	CPU_55S	CPU_8MIL	GFX_VID<6..0>	8
	CPU_50S	CPU_AGTL	GFX_DPRSLEVR	
	CPU_50S	CPU_AGTL	GFX_VR_EN	
	CPU_50S	CPU_AGTL	GFXIMVP_IMON	
	PCIE_85D	PCIE	PEG_R2D P<7..0>	73
	PCIE_85D	PCIE	PEG_R2D N<7..0>	73
PEG_R2D	PCIE_85D	PCIE	PEG_R2D_C P<7..0>	8 73
	PCIE_85D	PCIE	PEG_R2D_C N<7..0>	8 73
PEG_D2R	PCIE_85D	PCIE	PEG_D2R P<7..0>	8 73
	PCIE_85D	PCIE	PEG_D2R N<7..0>	8 73
	PCIE_85D	PCIE	PEG_D2R_C P<7..0>	73
	PCIE_85D	PCIE	PEG_D2R_C N<7..0>	73
	CPU_50S	CPU_VID	CPU_VIDSOUT	12 67
	CPU_50S	CPU_VID	CPU_VIDCLK	12 67
	CPU_50S	CPU_VID	CPU_VIDALERT_L	12 67

SYNC_MASTER=K92_MLB

SYNC_DATE=08/09/2010

PAGE TITLE

CPU Constraints

Apple Inc.

DRAWING NUMBER

SIZE

D

REVISION

BRANCH

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

100 OF 132

SHEET

90 OF 101

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

T29 I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_I2C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_I2C	*	=2x_DIELECTRIC	?

T29 SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
T29_SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29_SPI	*	=2x_DIELECTRIC	?

T29/DP Connector Signal Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
T29DP	*	=5x_DIELECTRIC	?	T29DP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's T29 Routing Notes

T29 IC Net Properties


ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
□□□□		DP_85D	DISPLAYPORT	DP T29SNK0 ML C P<3..0>	6 33 78
		DP_85D	DISPLAYPORT	DP T29SNK0 ML C N<3..0>	6 33 78
	DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML P<3..0>	6 33
	DP_T29SNK0_ML	DP_85D	DISPLAYPORT	DP T29SNK0 ML N<3..0>	6 33
		DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C P	6 33 78
□□□□		DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH C N	6 33 78
	DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH P	6 33
	DP_T29SNK0_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK0 AUXCH N	6 33
		DP_85D	DISPLAYPORT	DP T29SNK1 ML C P<3..0>	6 33 78
		DP_85D	DISPLAYPORT	DP T29SNK1 ML C N<3..0>	6 33 78
□□□□	DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML P<3..0>	6 33
	DP_T29SNK1_ML	DP_85D	DISPLAYPORT	DP T29SNK1 ML N<3..0>	6 33
		DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C P	6 33 78
		DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH C N	6 33 78
	DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH P	6 33
□□□□	DP_T29SNK1_AUXCH	DP_85D	DISPLAYPORT	DP T29SNK1 AUXCH N	6 33
		DP_85D	DISPLAYPORT	DP T29SRC ML C P<3..0>	
		DP_85D	DISPLAYPORT	DP T29SRC ML C N<3..0>	
		DP_85D	DISPLAYPORT	DP T29SRC AUXCH C P	
		DP_85D	DISPLAYPORT	DP T29SRC AUXCH C N	
□□	T29_I2C_55S	T29_I2C	I2C T29_SCL	33 47 84	
	T29_I2C_55S	T29_I2C	I2C T29_SDA	33 47 84	
□□□□	T29_SPT_CLK	T29_SPT_55S	T29_SPT	T29 SPI_CLK	33
	T29_SPT_MOSI	T29_SPT_55S	T29_SPT	T29 SPI_MOSI	33
	T29_SPT_MISO	T29_SPT_55S	T29_SPT	T29 SPI_MISO	33
	T29_SPT_CS_L	T29_SPT_55S	T29_SPT	T29 SPI_CS_L	33
□□□□	T29DP_80D	T29DP	T29 R2D C P<3..0>	6 33 84	
	T29DP_80D	T29DP	T29 R2D C N<3..0>	6 33 84	
	T29DP_100D	T29DP	T29 D2R P<3..0>	6 33 84	
	T29DP_100D	T29DP	T29 D2R N<3..0>	6 33 84	

Only used on hosts supporting T29 video-in

T29/DP Net Properties





ELECTRICAL_CONSTRAINT_SET	NET TYPE		
	PHYSICAL	SPACING	
T29_R2D0	T29DP_80D	T29DP	T29 R2D P<0>
T29_R2D0	T29DP_80D	T29DP	T29 R2D N<0>
T29_R2D1	T29DP_80D	T29DP	T29 R2D P<1>
T29_R2D1	T29DP_80D	T29DP	T29 R2D N<1>
	T29DP_80D	T29DP	T29 R2D C F P<1..0>
	T29DP_80D	T29DP	T29 R2D C F N<1..0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C P<0>
T29_D2R0	T29DP_100D	T29DP	T29 D2R C N<0>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C P<1>
T29_D2R1	T29DP_100D	T29DP	T29 D2R C N<1>
	T29DP_100D	T29DP	T29DPA D2R1 AUXCH P
	T29DP_100D	T29DP	T29DPA D2R1 AUXCH N
	T29DP_80D	T29DP	DP SDRVA ML C P<3..0>
	T29DP_80D	T29DP	DP SDRVA ML C N<3..0>
	T29DP_80D	T29DP	DP SDRVA ML R P<3..0>
	T29DP_80D	T29DP	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML P<2..0:2>
DP_SDRVA_ML_EVEN	T29DP_80D	T29DP	DP SDRVA ML N<2..0:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML P<3..1:2>
DP_SDRVA_ML_ODD	T29DP_80D	T29DP	DP SDRVA ML N<3..1:2>
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH P
DP_SDRVA_AUXCH	T29DP_80D	T29DP	DP SDRVA AUXCH N
	T29DP_80D	T29DP	DP SDRVA AUXCH C P
	T29DP_80D	T29DP	DP SDRVA AUXCH C N
	T29DP_80D	T29DP	T29DPA ML P<3..0>
	T29DP_80D	T29DP	T29DPA ML N<3..0>
	T29DP_80D	T29DP	T29DPA ML C P<3..0>
	T29DP_80D	T29DP	T29DPA ML C N<3..0>
	T29DP_80D	T29DP	DP A EXT AUXCH P
	T29DP_80D	T29DP	DP A EXT AUXCH N
T29_R2D2	T29DP_80D	T29DP	T29 R2D P<2>
T29_R2D2	T29DP_80D	T29DP	T29 R2D N<2>
T29_R2D3	T29DP_80D	T29DP	T29 R2D P<3>
T29_R2D3	T29DP_80D	T29DP	T29 R2D N<3>
	T29DP_80D	T29DP	T29 R2D C F P<3..2>
	T29DP_80D	T29DP	T29 R2D C F N<3..2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C P<2>
T29_D2R2	T29DP_100D	T29DP	T29 D2R C N<2>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C P<3>
T29_D2R3	T29DP_100D	T29DP	T29 D2R C N<3>
	T29DP_100D	T29DP	T29DPB D2R3 AUXCH P
	T29DP_100D	T29DP	T29DPB D2R3 AUXCH N
	T29DP_80D	T29DP	DP SDRVB ML C P<3..0>
	T29DP_80D	T29DP	DP SDRVB ML C N<3..0>
	T29DP_80D	T29DP	DP SDRVB ML R P<3..0>
	T29DP_80D	T29DP	DP SDRVB ML R N<3..0>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML P<2..0:2>
DP_SDRVB_ML_EVEN	T29DP_80D	T29DP	DP SDRVB ML N<2..0:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML P<3..1:2>
DP_SDRVB_ML_ODD	T29DP_80D	T29DP	DP SDRVB ML N<3..1:2>
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH P
DP_SDRVB_AUXCH	T29DP_80D	T29DP	DP SDRVB AUXCH N
	T29DP_80D	T29DP	DP SDRVB AUXCH C P
	T29DP_80D	T29DP	DP SDRVB AUXCH C N
	T29DP_80D	T29DP	T29DPB ML P<3..0>
	T29DP_80D	T29DP	T29DPB ML N<3..0>
	T29DP_80D	T29DP	T29DPB ML C P<3..0>
	T29DP_80D	T29DP	T29DPB ML C N<3..0>
	T29DP_80D	T29DP	DP B EXT AUXCH P
	T29DP_80D	T29DP	DP B EXT AUXCH N


Only used on dual-port hosts.

SYMC MASTER-T29 REF		SYMC DATE=10/16/2010	
PAGE TITLE			
T29 Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 105 OF 132	
		SHEET 95 OF 101	

AA

SMBus Charger Net Properties

ELECTRICAL_CONSTRAINT_SET		NET TYPE		
		PHYSICAL	SPACING	
	CHGR_CSI	1T01_DIEFFPAIR		CHGR CSI P
		1T01_DIEFFPAIR		CHGR CSI N
	CHGR_CSO	1T01_DIEFFPAIR		CHGR CSO P
		1T01_DIEFFPAIR		CHGR CSO N

SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
SMC Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		REVISION	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		106 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		96 OF 101	
IV ALL RIGHTS RESERVED			

GDDR5 Frame Buffer Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?
GDDR5_CMD	*	=2x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?
GDDR5_EDC	*	=7x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.
DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
Max length of LVDS/DisplayPort/TMDS traces: 13 inches.
SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.




















GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_NAME		
		PHYSICAL	SIGNAL	
	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK P 75 76
	FB_A0_CLK	GDDR5_80D	GDDR5_CLK	FB A0 CLK N 75 76
	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK P 75 76
	FB_A1_CLK	GDDR5_80D	GDDR5_CLK	FB A1 CLK N 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 A<8..0> 6 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 A<8..0> 6 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 ABI L 6 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 ABI L 6 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 RAS L 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 RAS L 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CAS L 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CAS L 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 WE L 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 WE L 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CKE L 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CKE L 75 76
	FB_A0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A0 CS L 75 76
	FB_A1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB A1 CS L 75 76
	FB_A0_EDC0	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<0> 6 75 76
FB20	FB_A0_EDC1	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<1> 6 75 76
FB20	FB_A0_EDC2	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<2> 6 75 76
FB20	FB_A0_EDC3	GDDR5_45SE	GDDR5_EDC	FB A0 EDC<3> 6 75 76
FB20	FB_A1_EDC0	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<0> 6 75 76
FB20	FB_A1_EDC1	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<1> 6 75 76
FB20	FB_A1_EDC2	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<2> 6 75 76
FB20	FB_A1_EDC3	GDDR5_45SE	GDDR5_EDC	FB A1 EDC<3> 6 75 76
FB20	FB_A0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<0> 6 75 76
FB20	FB_A0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<1> 6 75 76
FB20	FB_A0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<2> 6 75 76
FB20	FB_A0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A0 DBI L<3> 6 75 76
FB20	FB_A1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<0> 6 75 76
FB20	FB_A1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<1> 6 75 76
FB20	FB_A1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<2> 6 75 76
FB20	FB_A1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB A1 DBI L<3> 6 75 76
	FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK P<0> 6 75 76
	FB_A0_WCLK0	GDDR5_80D	GDDR5_CMD	FB A0 WCLK N<0> 6 75 76
	FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK P<1> 6 75 76
	FB_A0_WCLK1	GDDR5_80D	GDDR5_CMD	FB A0 WCLK N<1> 6 75 76
	FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK P<0> 6 75 76
	FB_A1_WCLK0	GDDR5_80D	GDDR5_CMD	FB A1 WCLK N<0> 6 75 76
	FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK P<1> 6 75 76
	FB_A1_WCLK1	GDDR5_80D	GDDR5_CMD	FB A1 WCLK N<1> 6 75 76
	FB_A0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<7..0> 6 75 76
	FB_A0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<15..8> 6 75 76
	FB_A0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<23..16> 6 75 76
	FB_A0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A0 DQ<31..24> 6 75 76
	FB_A1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<7..0> 6 75 76
	FB_A1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<15..8> 6 75 76
	FB_A1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<23..16> 6 75 76
	FB_A1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB A1 DQ<31..24> 6 75 76
	FB_AB_RESET	GDDR5_45R50SE	GDDR5_CMD	FB RESET L 75 76 77

GDDR5 FB B Net Properties

ELECTRICAL_CONSTRAINT_SET		RET_TYPE		
		PHYSICAL	SPRNG	
	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK P
	FB_B0_CLK	GDDR5_80D	GDDR5_CLK	FB B0 CLK N
	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK P
	FB_B1_CLK	GDDR5_80D	GDDR5_CLK	FB B1 CLK N
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 A<8...0>
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 A<8...0>
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 ABI L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 ABI L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 RAS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 RAS L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CAS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CAS L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 WE L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 WE L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CKE L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CKE L
	FB_B0_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B0 CS L
	FB_B1_CMD	GDDR5_45R50SE	GDDR5_CMD	FB B1 CS L
	FB_B0_EDC0	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<0>
FB00	FB_B0_EDC1	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<1>
FB00	FB_B0_EDC2	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<2>
FB00	FB_B0_EDC3	GDDR5_45SE	GDDR5_EDC	FB B0 EDC<3>
FB00	FB_B1_EDC0	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<0>
FB00	FB_B1_EDC1	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<1>
FB00	FB_B1_EDC2	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<2>
FB00	FB_B1_EDC3	GDDR5_45SE	GDDR5_EDC	FB B1 EDC<3>
FB00	FB_B0_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<0>
FB00	FB_B0_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<1>
FB00	FB_B0_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<2>
FB00	FB_B0_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B0 DBI L<3>
FB00	FB_B1_DBI_L0	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<0>
FB00	FB_B1_DBI_L1	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<1>
FB00	FB_B1_DBI_L2	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<2>
FB00	FB_B1_DBI_L3	GDDR5_45SE	GDDR5_DATA	FB B1 DBI L<3>
	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<0>
	FB_B0_WCLK0	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<0>
	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK P<1>
	FB_B0_WCLK1	GDDR5_80D	GDDR5_CMD	FB B0 WCLK N<1>
	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<0>
	FB_B1_WCLK0	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<0>
	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK P<1>
	FB_B1_WCLK1	GDDR5_80D	GDDR5_CMD	FB B1 WCLK N<1>
	FB_B0_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<7...0>
	FB_B0_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<15...8>
	FB_B0_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<23...16>
	FB_B0_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B0 DQ<31...24>
	FB_B1_DQ_BYTE0	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<7...0>
	FB_B1_DQ_BYTE1	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<15...8>
	FB_B1_DQ_BYTE2	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<23...16>
	FB_B1_DQ_BYTE3	GDDR5_45SE	GDDR5_DATA	FB B1 DQ<31...24>

MUXGFX Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE		
		PHYSICAL	SPACING	
	LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK P 83 87
	LVDS_A_CLK	LVDS_85D	LVDS	LVDS A CLK N 83 87
	LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA P<2..0> 83 87
	LVDS_A_DATA	LVDS_85D	LVDS	LVDS A DATA N<2..0> 83 87
	LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK P 83 87
	LVDS_B_CLK	LVDS_85D	LVDS	LVDS B CLK N 83 87
	LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA P<2..0> 83 87
	LVDS_B_DATA	LVDS_85D	LVDS	LVDS B DATA N<2..0> 83 87
		LVDS_85D	LVDS	LVDS CONN A CLK F P 6 82
		LVDS_85D	LVDS	LVDS CONN A CLK F N 6 82
		LVDS_85D	LVDS	LVDS CONN B CLK F P 6 82
		LVDS_85D	LVDS	LVDS CONN A CLK P 82 83
		LVDS_85D	LVDS	LVDS CONN A CLK N 82 83
		LVDS_85D	LVDS	LVDS CONN A DATA P<2..0> 6 82 83
		LVDS_85D	LVDS	LVDS CONN A DATA N<2..0> 6 82 83
		LVDS_85D	LVDS	LVDS CONN B CLK P 82 83
		LVDS_85D	LVDS	LVDS CONN B CLK N 82 83
		LVDS_85D	LVDS	LVDS CONN B DATA P<2..0> 6 82 83
		LVDS_85D	LVDS	LVDS CONN B DATA N<2..0> 6 82 83

Whistler Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_TYPE			
		PHYSICAL	SPACING		
<input type="checkbox"/>	GPU_CLK27M	CLK_SLOW_55S	CLK_SLOW	GPU_CLK27M	78 79
<input type="checkbox"/>	GPU_CLK100M	CLK_SLOW_55S	CLK_SLOW	GPU_CLK100M	78 79
<input type="checkbox"/>	LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS_EG_A_CLK_P	78 87
<input type="checkbox"/>	LVDS_EG_A_CLK	LVDS_85D	LVDS	LVDS_EG_A_CLK_N	78 87
<input type="checkbox"/>	LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS_EG_A_DATA_P<2...0>	78 87
<input type="checkbox"/>	LVDS_EG_A_DATA	LVDS_85D	LVDS	LVDS_EG_A_DATA_N<2...0>	78 87
<input type="checkbox"/>	LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC LVDS_EG_A_DATA_P<3>	78 79
<input type="checkbox"/>	LVDS_EG_A_DATA3	LVDS_85D	LVDS	NC LVDS_EG_A_DATA_N<3>	78 79
<input type="checkbox"/>	LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS_EG_B_DATA_P<2...0>	78 87
<input type="checkbox"/>	LVDS_EG_B_DATA	LVDS_85D	LVDS	LVDS_EG_B_DATA_N<2...0>	78 87
<input type="checkbox"/>	LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC LVDS_EG_B_DATA_P<3>	78 79
<input type="checkbox"/>	LVDS_EG_B_DATA3	LVDS_85D	LVDS	NC LVDS_EG_B_DATA_N<3>	78 79
<input type="checkbox"/>	DP_MT	DP_85D	DISPLAYPORT	DP_EXTA_ML_C_P<3...0>	78 84
<input type="checkbox"/>		DP_85D	DISPLAYPORT	DP_EXTA_ML_C_N<3...0>	78 84
<input type="checkbox"/>	DP_AUX_CH	DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_P	83 84
<input type="checkbox"/>		DP_85D	DISPLAYPORT	DP_EXTA_AUXCH_C_N	83 84
<input type="checkbox"/>	DP_AUX_CH	DP_85D	DISPLAYPORT	DP_EG_AUXCH_P	8 78 83
<input type="checkbox"/>		DP_85D	DISPLAYPORT	DP_EG_AUXCH_N	8 78 83

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SENSE_I701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
THERM_I701_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR
DIFFPAIR	*	=1:1_DIFFPAIR			=1:1_DIFFPAIR	=1:1_DIFFPAIR	=1:1_DIFFPAIR
AUDIODIFF	*	=1:1_DIFFPAIR	0.1 MM	0.1 MM	10 MM	0.1 MM	0.1 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SENSE	*	=2:1_SPACING	?
THERM	*	=2:1_SPACING	?
AUDIO	*	=2:1_SPACING	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_COMP	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
ENETCONN	*	25 MILS	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	= STANDARD	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	GND	*	GND_P2MM
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	SB_POWER	*	PWR_P2MM
SATA	SB_POWER	*	PWR_P2MM
USB	SB_POWER	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	+	GND_P2MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
MEM_72D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE
PCI_E_85D OVERRIDE	* OVERRIDE	OVERRIDE	OVERRIDE	0.09 MM OVERRIDE	10 mm OVERRIDE	OVERRIDE	OVERRIDE
USB_85D OVERRIDE	TOP OVERRIDE	OVERRIDE	OVERRIDE	0.1 MM OVERRIDE	500 MIL OVERRIDE	OVERRIDE	OVERRIDE
CPU_27P4S OVERRIDE	BOTTOM OVERRIDE	OVERRIDE	OVERRIDE	0.23 MM OVERRIDE	100 MIL OVERRIDE	OVERRIDE	OVERRIDE

Graphics ,SATA Constraint Relaxations

Alternate diffpair width/gap through BGA fanout areas (95-ohm diff)

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_85D	BGA	LVDS_85D
DP_85D	BGA	100_DIFF_BGA
SATA_90D	BGA	100_DIFF_BGA
CLK_PCIE_90D	BGA	100_DIFF_BGA

Memory Constraint Relaxations

Allow 0.127 mm necks for >0.127 mm lines for ARD fanout.

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_72D	BOTTOM			0.127 MM	6.35 MM		
MEM_85D	TOP			0.1 MM	6.35 MM		

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
		ENET_100G	ENETCONN	ENETCONN P<3...0>	37
		ENET_100G	ENETCONN	ENETCONN N<3...0>	37
	SENSE DIFFPAIR	THERM 170I 55G	THERM	CPUTHMSNS D2 P	50
		THERM 170I 55G	THERM	CPUTHMSNS D2 N	50
629	SENSE DIFFPAIR	THERM 170I 55G	THERM	CPU THERMD P	9 50
630		THERM 170I 55G	THERM	CPU THERMD N	9 50
	SENSE DIFFPAIR	THERM 170I 55G	THERM	GPU THMSNS D P	50
		THERM 170I 55G	THERM	GPU THMSNS D N	50
	SENSE DIFFPAIR	THERM 170I 55G	THERM	GPU TDIODE P	50 78
		THERM 170I 55G	THERM	GPU TDIODE N	50 78
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	VCCSA50 CS P	48 64
		SENSE 170I 55G	SENSE	VCCSA50 CS N	48 64
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	VCCSAISNS R P	48
		SENSE 170I 55G	SENSE	VCCSAISNS R N	48
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS 1V5 S3 R P	48
		SENSE 170I 55G	SENSE	ISNS 1V5 S3 R N	48
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	CPUVCCIOS0 CS P	48 69
		SENSE 170I 55G	SENSE	CPUVCCIOS0 CS N	48 69
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	CPUVCCIOISNS R P	48
		SENSE 170I 55G	SENSE	CPUVCCIOISNS R N	48
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	GPUISENS N	48
		SENSE 170I 55G	SENSE	GPUISENS P	48
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS 1V5 S3 N	48 66
		SENSE 170I 55G	SENSE	ISNS 1V5 S3 P	48 66
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS AIRPORT N	98
		SENSE 170I 55G	SENSE	ISNS AIRPORT N	98
6240	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS AIRPORT P	98
6241		SENSE 170I 55G	SENSE	ISNS AIRPORT P	98
6242	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS AIRPORT R N	100
6243		SENSE 170I 55G	SENSE	ISNS AIRPORT R P	100
6244	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS HDD N	100
6245		SENSE 170I 55G	SENSE	ISNS HDD P	100
6246	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS HDD R N	100
6247		SENSE 170I 55G	SENSE	ISNS HDD R P	100
6248	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS LCDBLK1 N	100
6249		SENSE 170I 55G	SENSE	ISNS LCDBLK1 P	100
6250	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS ODD N	100
6251		SENSE 170I 55G	SENSE	ISNS ODD P	100
	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS ODD R N	100
		SENSE 170I 55G	SENSE	ISNS ODD R P	100
6252	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS PP1V0 SOGPU P	100
6253		SENSE 170I 55G	SENSE	ISNS PP1V0 SOGPU N	100
6254	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS PP1V0 SOGPU R P	100
6255		SENSE 170I 55G	SENSE	ISNS PP1V0 SOGPU R N	100
6256	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	PP1V8 SOGPU P	100
6257		SENSE 170I 55G	SENSE	PP1V8 SOGPU N	100
6258	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	PP1V8 SOGPU R P	100
6259		SENSE 170I 55G	SENSE	PP1V8 SOGPU R N	100
6260	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	PP1V5 SOGPU P	100
6261		SENSE 170I 55G	SENSE	PP1V5 SOGPU N	100
6262	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	PP1V5 SOGPU R P	100
6263		SENSE 170I 55G	SENSE	PP1V5 SOGPU R N	100
6264	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	CPUIIMPV ISNS1G P	49 68
6265		SENSE 170I 55G	SENSE	CPUIIMPV ISNS1G N	49 68
6266	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	CPUIIMPV ISNS1G R P	49
6267		SENSE 170I 55G	SENSE	CPUIIMPV ISNS1G R N	49
6268	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS HS OTHER P	49
6269		SENSE 170I 55G	SENSE	ISNS HS OTHER N	49
6270	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS HS GPU P	49
6271		SENSE 170I 55G	SENSE	ISNS HS GPU N	49
6272	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	ISNS HS COMPUTING P	49
6273		SENSE 170I 55G	SENSE	ISNS HS COMPUTING N	49
6274	SENSE DIFFPAIR	SENSE 170I 55G	SENSE	CPUIIMPV ISNS P	49
6275		SENSE 170I 55G	SENSE	CPUIIMPV ISNS N	49

K91 Specific Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	
PCIE CLK100M AP	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP CONN P 6 31
	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP CONN N 6 31
	1T01_DIEFFAIR		CHGR CSI R P 63
	1T01_DIEFFAIR		CHGR CSI R N 63
	1T01_DIEFFAIR		CHGR CSO R P 49 63
	1T01_DIEFFAIR		CHGR CSO R N 49 63
(USB_EXTA)	USB_R5D	USB	USB2 EXTA MIXED P 42
(USB_EXTA)	USB_R5D	USB	USB2 EXTA MIXED N 42
(USB_EXTA)	USB_R5D	USB	USB2 LTI P 6 42
(USB_EXTA)	USB_R5D	USB	USB2 LTI N 6 42
	USB_R5D	USB	CONN USB2_BT P 6
	USB_R5D	USB	CONN USB2_BT N 6
	USB_R5D	USB	USB LT2 P 6 42
	USB_R5D	USB	USB LT2 N 6 42
SSM2375L	AUDIO_DIEFFAIR	AUDIO	SSM2375L P 59
SSM2375L	AUDIO_DIEFFAIR	AUDIO	SSM2375L N 59
SSM2375R	AUDIO_DIEFFAIR	AUDIO	SSM2375R P 59
SSM2375R	AUDIO_DIEFFAIR	AUDIO	SSM2375R N 59
SSM2375S	AUDIO_DIEFFAIR	AUDIO	SSM2375S P 59
SSM2375S	AUDIO_DIEFFAIR	AUDIO	SSM2375S N 59
SPK_OUT	DIEFFAIR	AUDIO	SPKRCONN L OUT P 6
	DIEFFAIR	AUDIO	SPKRCONN L OUT N 6
SPK_OUT	DIEFFAIR	AUDIO	SPKRCONN R OUT P 6
	DIEFFAIR	AUDIO	SPKRCONN R OUT N 6
SPK_OUT	DIEFFAIR	AUDIO	SPKRCONN S OUT P 6
	DIEFFAIR	AUDIO	SPKRCONN S OUT N 6
	USB_R5D	USB	USB TPAD R P 52
	USB_R5D	USB	USB TPAD R N 52
	SB_POWER		PP3V3 S5 45 5
	SB_POWER		PP3V3 S0 48 4
	SB_POWER		PPIV5 S3RS0 75 2
	GND		GND 6

	8	7	6	5	4	3	2	1	
	K91 Board-Specific Spacing & Physical Constraints								
	BOARD LAYERS				BOARD AREAS		BOARD UNITS (MIL OR MM)	ALLEGRO VERSION	
	TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8, ISL9, ISL10, ISL11, BOTTOM				NO_TYPE, BGA		MM	15.5.1	
D	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	DEFAULT	*	Y	=50_OHM_SE	=50_OHM_SE	10 MM	0 MM	0 MM	
	STANDARD	*	Y	=DEFAULT	=DEFAULT	10 MM	=DEFAULT	=DEFAULT	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	55_OHM_SE	TOP, BOTTOM	Y	0.090 MM	0.090 MM				
	55_OHM_SE	*	Y	0.076 MM	0.076 MM	=STANDARD	=STANDARD	=STANDARD	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	50_OHM_SE	TOP, BOTTOM	Y	0.110 MM	0.095 MM				
	50_OHM_SE	*	Y	0.090 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	45_OHM_SE	TOP, BOTTOM	Y	0.13 MM	0.13 MM				
	45_OHM_SE	*	Y	0.099 MM	0.099 MM	=STANDARD	=STANDARD	=STANDARD	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	40_OHM_SE	TOP, BOTTOM	Y	0.165 MM	0.095 MM				
	40_OHM_SE	*	Y	0.135 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	37_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.095 MM				
	37_OHM_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD	
C	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	27P4_OHM_SE	TOP, BOTTOM	Y	0.310 MM	0.095 MM				
	27P4_OHM_SE	*	Y	0.250 MM	0.1 MM	=STANDARD	=STANDARD	=STANDARD	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	72_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
	72_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.154 MM	0.154 MM	0.200 MM	0.200 MM	0.200 MM	
	72_OHM_DIFF	ISL2, ISL11	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM	
	72_OHM_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	80_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
	80_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM	
	80_OHM_DIFF	ISL2, ISL11	Y	0.105 MM	0.105 MM		0.120 MM	0.120 MM	
	80_OHM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
	85_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM	
	85_OHM_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM	
	85_OHM_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
	90_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM	
	90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM	
	90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM	
	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
	100_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM	
	100_OHM_DIFF	ISL2, ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM	
	100_OHM_DIFF	TOP, BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM	
A	PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP	
	110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	
	110_OHM_DIFF	ISL3, ISL4, ISL9, ISL10	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM	
	110_OHM_DIFF	ISL2, ISL11	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM	
	110_OHM_DIFF	TOP, BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM	
	8	7	6	5	4	3	2	1	

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
BGA_P1MM	*	=DEFAULT	?
BGA_P2MM	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF	=100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM


NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.

SYNC MASTER=K18_MLB

SYNC DATE=04/27/2010

PAGE TITLE

PCB Rule Definitions

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE


SHEET

SIZE

D

109 OF 132

99 OF 101



SYNC MASTER=K91 DINESH		SYNC DATE=08/06/2010	
PAGE TITLE		DRAWING NUMBER	
DEB		SIZE	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		130 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		100 OF 101	
IV ALL RIGHTS RESERVED			

