



		5	
01	Block Diagram	61	*
02	System Setting	62	USB CONN
03	POWER SEQUENCE	63	*
04	CPU-Penryn(HOST)	64	*
05	CPU-Penryn(PWR)	65	*
06	*	66	*
07	Cantiga(HOST)	67	DEBUG CONN
08	Cantiga(DMI & CFG)	68	DC & BAT IN
09	Cantiga(GRAPHIC)	69	*
10	Cantiga(DDR2)	70	*
11	Cantiga(PWR)	71	*
12	Cantiga(PWR2)	72	SATA-HDD & ODD
13	Cantiga(GND)	73	*
14	*	74	HOLE & Spring
15	SB-ICH9M(1)_SATA	75	*
16	SB-ICH9M(2)_PCIE/USB	76	EX_USB*2
17	SB-ICH9M(3)_PM/GPIO	77	History
18	SB-ICH9M(PWR)	78	*
19	*	79	*
20	DDR2 SO-DIMM0	80	POWER_VCORE
21	DDR2 SO-DIMM1	81	POWER_SYSTEM
22	DDR2 TERMINATION	82	POWER_I/O_1.5VS
23	*	83	POWER_I/O_DDR &
24	*	84	POWER_I/O(Empty
25	*	85	POWER_VGA_COR
26	*	86	POWER_MCH_COI
27	*	87	POWER_CHARGE
28	*	88	POWER_DETECT
29	*	89	POWER_LOAD SW
30	EC_IT8512E-L(1/2)	90	POWER_PROTECT
31	EC_IT8512E-L(2/2)	91	POWER_SIGNAL
32	CRT	92	POWER_FLOWCHA
33	LVDS & INVERTER CONNECTOR	93	POWER_HISTORY
34	BT		
35	*		
36	CONEXANT CX20582		
37	CONEXANT_HP/MIC		
38	THER SENSOR & FAN		
39	CLOCK GEN-ICS9LPR363DGLF-T		
40	*		
41	Switch Button & LED		
42	DISCHARGE		
43	*		
44	PCI-E LAN_RTL8111C		
45	MDC & RJ45+11		
46	Mini card_WLAN+3G		
47	*		
48	*		
49	*		
50	*		
51	*		
52	*		
53	CardReader & SIM CONN & TPM		
54	NEWCARD		
55	*		
56	HDA level shifter		
57	iHDMI		
58	*		
59	*		
60	*		





5				4				3				2				1			
INT PU*: PU or PD in special time				GPIO33 Internal Pull High, Go Low= Flash Descriptor Security will be overridden															
ICH9-M GPIO				Use As				Signal Name				Power							
GPIO 00				GPI				PMSYNC#(programmed as GPO)				+3VS							
GPIO 01				GPI				EXT PU				+3VS							
GPIO [2:5]				GPI				PCI_INT[E:H]#EXT PU				+5VS							
GPIO 06				GPI				EXT PU				+3VS							
GPIO 07				GPI				EXT PU				+3VS							
GPIO 08				GPI				EXT_SMI#EXT PU				+3VSUS							
GPIO 09				Native				WOL_EN				+3VSUS							
GPIO 10				GPI				RTLAN_DSM#EXT PU				+3VSUS							
GPIO 11				Native				EXT_SCI#(Programmed as GPI)				+3VSUS							
GPIO 12				GPO				-				+3VSUS							
GPIO 13				GPI				-				+3VSUS							
GPIO 14				GPI				AC_PRESENTEXT PD				+3VSUS							
GPIO 15				Native				STP_PCI#				+3VSUS							
GPIO 16				Native				PM DPRSLPVRINT PD*				+3VS							
GPIO 17				GPI				WLAN_LED(Programmed as GPO)				+3VS							
GPIO 18				GPO				-				+3VS							
GPIO 19				GPI				EXT PU				+3VS							
GPIO 20				GPO				INT PD*				+3VS							
GPIO 21				GPI				EXT PU				+3VS							
GPIO 22				GPI				BT_DET#EXT PU				+3VS							
GPIO 23				Native				ICH_LDRQ1#INT PU				+3VS							
GPIO 24				GPO								+3VSUS							
GPIO 25				Native				STP_CPU#				+3VSUS							
GPIO 26				Native				PM_S4_STATE#				+3VSUS							
GPIO 27				GPO				BT_ON				+3VSUS							
GPIO 28				GPO								+3VSUS							
GPIO 29				Native				NEWCARD_OC#				+3VSUS							
GPIO 30				Native				USB_OC#6				+3VSUS							
GPIO 31				Native				USB_OC#7				+3VSUS							
GPIO 32				GPO				PM_CLKRUN#				+3VS							
GPIO 33				GPO				INT PU*				+3VS							
GPIO 34				GPO				-				+3VS							
GPIO 35				GPO				-				+3VS							
GPIO 36				GPI				EXT PU				+3VS							
GPIO 37				GPI				PCB_ID0				+3VS							
GPIO 38				GPI				PCB_ID1				+3VS							
GPIO 39				GPI				PCB_ID2				+3VS							
GPIO 40				Native				USB_OC01#				+3VSUS							
GPIO 41				Native				USB_OC2#				+3VSUS							
GPIO 42				Native				USB_OC3#				+3VSUS							
GPIO 43				Native				USB_OC4#				+3VSUS							
GPIO 44				Native				USB_OC8#				+3VSUS							
GPIO 45				Native				USB_OC9#				+3VSUS							
GPIO 46				Native				WLAN_ON				+3VSUS							
GPIO 47				Native				USB_OC11#				+3VSUS							
GPIO 48				GPI				EXT PU				+3VS							
GPIO 49				GPO				HDCP_EPROM_PROTECT#INT PU*				+3VSINT PU*							
GPIO 50				Native				PCI_REQ#1				+5VS							
GPIO 51				Native				PCI_GNT#1INT PU*				+3VS							
GPIO 52				Native				PCI_REQ#2				+5VS							
GPIO 53				Native				PCI_GNT#2INT PU*				+3VS							
GPIO 54				Native				PCI_REQ#3				+5VS							
GPIO 55				Native				PCI_GNT#3INT PU*				+3VS							
GPIO 56				GPI				EXT PU				+3VSUS							
GPIO 57				GPI				EXT PU				+3VSUS							
GPIO 58				GPI				INT PU*				+3VSUS							
GPIO 59				Native				USB_OC01#				+3VSUS							
GPIO 60				Native				RTLAN_DSM_EN				+3VSUS							

5				4				3				2				1			
EC GPIO				Use As				Signal Name				Power							
GPA0				GPO				PWR_LED_UP#											
GPA1				GPO				CHG_LED_UP#											
GPA2				GPO				-											
GPA3				-				-											
GPA4				GPO				LCD_BL_PWM											
GPA5				GPO				FAN0_PWM											
GPA6				GPO				VCORE_CNT1											
GPA7				GPO				VCORE_CNT2											
GPB0				GPO															
GPB1				GPO															
GPB2				GPI															
GPB3				ALT				SMB0_CLK											
GPB4				ALT				SMB0_DAT											
GPB5				OD				A20GATE											
GPB6				OD				RCIN#											
GPB7				GPO				PM_RSMRST#											
GPC0				GPI															
GPC1				ALT				SMB1_CLK											
GPC2				ALT				SMB1_DAT											
GPC3				GPO				PM_PWRBTN#											
GPC4				ALT				AC_IN_OC#											
GPC5				GPO				OP_SD#											
GPC6				ALT				BAT1_IN_OC#											
GPC7				GPI				RFON_SW#											
GPD0				GPI				PWRLIMIT#											
GPD1				ALT				PM_SUSC#											
GPD2				ALT				BUF_PLT_RST#											
GPD3				OD				EXT_SCI#											
GPD4				OD				EXT_SMI#											
GPD5				GPO				LCD_BACKOFF#											
GPD6				ALT				FAN0_TACH											
GPD7				GPI															
GPE0				GPO				VSUS_ON											
GPE1				GPO				SUSC_EC#											
GPE2				GPO				SUSB_EC#											
GPE3				GPO				CPU_VRON											
GPE4				ALT				PWR_SW#											
GPE5				ALT															
GPE6				GPI				LID_SW#											
GPE7				GPO															
GPF0				GPI															
GPF1				GPI															
GPF2				GPI				MARATHON#											
GPF3				ALT															
GPF4				ALT				TP_CLK											
GPF5				ALT				TP_DAT											
GPF6				GPO				THRO_CPU											
GPF7				GPO				LAN_DISABLE											
GPG0				GPO				PM_THERM#											
GPG1				ALT				PM_SUSB#											
GPG2				GPO															
-				-				-											
-				-				-											

5				4				3				2				1			
EC GPIO				Use As				Signal Name				Power							
-				-				-											
GPG6				GPO															
-				-				-											
GPH0				OD				PM_CLKRUN#											
GPH1				GPO				3G_ON#											
GPH2				GPO				3G_LED											
GPH3				GPO															
GPH4				GPO				-											
GPH5				GPO				NUM_LED											
GPH6				GPO				CAP_LED											
-				-				-											
GPI0				GPI				-											
GPI1				GPI				SUS_PWRGD											
GPI2				GPI				ALL_SYSTEM_PWRGD											
GPI3				GPI				VRM_PWRGD											
GPI4				GPI															
GPI5				GPI															
GPI6				GPI															
GPI7				GPI															
GPJ0				GPO				HDCP_EPROM_PROTECT#											
GPJ1				GPO				PM_PWR0K											
GPJ2				GPO				VSET_EC											
GPJ3				GPO				ISET_EC											
GPJ4				GPO															
GPJ5				GPO															
				</															










RCOMP

For Calibrating the FSB I/O Buffer



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP circuits



<Variant Name>

GMCH Strapping


CFG5 : DMI Strap

0 = DMI x2
1 = DMI x4 (D)




CFG6: iTMP

0 = Enabled
1 = Disabled (D)




CFG7: ME TLS

0 = ME TLS with no confidentiality
1 = ME TLS with confidentiality (D)



CFG9 : PCIE Graphic Lane

0 = Reverse Lane
1 = Normal Operation (D)



CFG10 : PCIE Loopback enable


CFG13:12 : GMCH Test Mode

0 = Enabled
1 = Disabled (D)



CFG13:12 : GMCH Test Mode

00 = Reserved
10 = XOR Mode Enable
01 = All Z Mode Enable
11 = Normal Operation (D)



CFG16 : FSB Dynamic ODT

0 = Dynamic ODT Disable
1 = Dynamic ODT Enable (D)



CFG19 : DMI Lane Reversal

0 = Normal Operation (D)
1 = Lanes Reversed



CFG20 : Concurrent SDVO / PCle

0 = Only one is operational (D)
1 = operate simultaneous



SDVO_CTRL_DATA : SDVO/iHDMI/DP Interface Present

0 = SDVO/iHDMI/DP Disabled (D)
1 = SDVO/iHDMI/DP Enabled



DDPC_CTRL_DATA : SDVO/iHDMI/DP Device Present

0 = No SDVO/iHDMI/DP (D)
1 = SDVO/iHDMI/DP Present



Only one of the CFG10/CFG12/CFG13 DDPC_CTRL_DATA & SDVO_CTRL_DATA straps can be enabled at any time. should both be high to enable Display Port.

BCLK	FSB	BSEL2	BSEL1	BSEL0
266	1066	L	L	L
166	667	L	H	H
200	800	L	H	L

39 MCH_BSEL0
39 MCH_BSEL1
39 MCH_BSEL2

MCH_CFG_5
MCH_CFG_6
MCH_CFG_7
MCH_CFG_9
MCH_CFG_10
MCH_CFG_12
MCH_CFG_13
MCH_CFG_16
MCH_CFG_19
MCH_CFG_20

R1.1 081114-1

21 PM_EXTTSS#_1

PM_SYNC#
H_DPRSTP#
+3VS
PM_EXTTSS#_0
PM_EXTTSS#_1
PM_PWROK
RST_IN_MCH#
T20

17 PM_SYNC#
4,15,80 H_DPRSTP#
+3VS
PM_EXTTSS#_0
PM_EXTTSS#_1
PM_PWROK
RST_IN_MCH#
T20

5,16,30,46,53,54 BUF_PLT_RST#
4,5,15,31 H_THRMTRIP#
17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

17,80 PM_DPRSLPVR

U0701B

M36
N36
R333
T33
AH9
RSVD5
AH10
RSVD6
AH11
RSVD7
SA_CLK#_0
SA_CLK#_1
SB_CLK#_0
SB_CLK#_1
AR24
AR21
AU24
AU20
M_CLK_DDR0# 20
M_CLK_DDR1# 20
M_CLK_DDR2# 21
M_CLK_DDR3# 21

SA_CKE_0
SA_CKE_1
SA_CKE_2
SA_CKE_3
M_CKE0 20,22
M_CKE1 20,22
M_CKE2 21,22
M_CKE3 21,22

SA_CS#_0
SA_CS#_1
SA_CS#_2
SA_CS#_3
M_CS#0 20,22
M_CS#1 20,22
M_CS#2 21,22
M_CS#3 21,22

SA_ODT_0
SA_ODT_1
SA_ODT_2
SA_ODT_3
M_ODT0 20,22
M_ODT1 20,22
M_ODT2 21,22
M_ODT3 21,22

SM_RCOMP#
BH21
SM_RCOMP#
BH28
SM_RCOMP#
BH29
M_VREF_GMCH
M_VREF_MCH 20,21,22

SM_VREF
SM_PWROK
SM_RST#
SM_DRNMRST#

DPLL_REF_CLK
DPLL_REF_CLK#
DPLL_REF_SCLK
DPLL_REF_SCLK#
CLK_MCH_REF 39
CLK_MCH_REF# 39
CLK_MCH_SSCLK 39
CLK_MCH_SSCLK# 39

PEG_CLK
PEG_CLK#
CLK_MCH_3GPLL 39
CLK_MCH_3GPLL# 39

DMIL_RXN_0
DMIL_RXN_1
DMIL_RXN_2
DMIL_RXN_3
DMIL_RXP_0
DMIL_RXP_1
DMIL_RXP_2
DMIL_RXP_3
DMIL_TXN_0
DMIL_TXN_1
DMIL_TXN_2
DMIL_TXN_3
DMIL_TXP_0
DMIL_TXP_1
DMIL_TXP_2
DMIL_TXP_3
DMIL_RXN[0:3] 16
DMIL_TXP[0:3] 16
DMIL_RXN[0:3] 16
DMIL_TXP[0:3] 16

GFX_VID_0
GFX_VID_1
GFX_VID_2
GFX_VID_3
GFX_VID_4
GFX_VR_EN
CL_CLK
CL_DATA
CL_PWROK
CL_RST#
CL_VREF
CL_CLK0 17
CL_DATA0 17
CL_RST#0 17

DDPC_CTRLCLK
DDPC_CTRLDATA
SDVO_CTRLCLK
SDVO_CTRLDATA
CLKREQ#
ICH_SYNC#
INT_PD
HDMI_SCL 57
HDMI_SDA 57
CLK_MCH_OE#
MCH_ICH_SYNC# 17

TSATN#
B12
56Ohm
VCCP

HDA_BCLK
HDA_RST#
HDA_SDA
HDA_SDO
HDA_SYNC
ACZ_BCLK_NB_R 56
ACZ_RST#_NB_R 56
ACZ_SDO_NB_R 56
ACZ_SYNC_NB_R 56

For HDMI

CANTIGA_CHIPSET_GM45

RSVD

CFG

DMI

VID

PM

ME

MISC

HDA

CONTROL/COMPENSATION

DDR

CLK

DMIL

VID

PM

ME

MISC

HDA

<Variant Name>


ASUS Title : NB-Cantiga(DMI & CFG)



ASUSTeK COMPUTER INC. NB1 Engineer: N/A

Size Project Name Rev

Custom F82 1.2


Date: Tuesday, December 30, 2008 Sheet 8 of 93





<Variant Name>

Max : 3000mA(DDR2)



VCC SM POWER

VCC GFX NCTF

VCC GFX

VCC SM LF

VCC SM LF1
VCC SM LF2
VCC SM LF3
VCC SM LF4
VCC SM LF5
VCC SM LF6
VCC SM LF7

AV44
BA37
AM40
AV21
AY5
AM10
BB13

C1123
C1124
C1125
C1126
C1127
C1128
C1129

0.1UF/10V
0.1UF/10V
0.22UF/10V
0.22UF/10V
0.47UF/16V
1UF/6.3V
1UF/6.3V

GND
GND
GND
GND
GND
GND
GND


Route VCC_AGX_SENSE and VSS_AGX_SENSE differentially.

VCC_AGX_SENSE
VSS_AGX_SENSE

CANTIGA_CHIPSET_GM45

+VCCP
(Graph Core)

Max : 2900mA(Core)



VCC CORE

POWER

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF

VCC NCTF


VCC NCTF



VCC NCTF

VCC NCTF





VCC NCTF

V






<Variant Name>







ICH_INTVRMEN(VCCSUS1_05,VCCSUS1_5,VCCCL1_5)
Low - Disabled Internal VR
High - Enable Internal VR(D)
ICH_LAN100(VCCLAN1_05,VCCCL1_05)
Low - Disabled Internal VR
High - Enable Internal VR(D)



XOR Chain Entrance Strap



ICH_TP3	ACZ_SDOUT	Description
0	0	RSVD
1	1	Enter XOR Chain
0	0	Normal Operation (D)
1	1	Set PCIe port config bit 1





ICH8 Boot BIOS Select

	GNT#0	CS#1
LPC	H	H
PCI	H	L
SPI	L	H




WLAN

NEWCARD

3G

GLAN

















<Variant Name>

ASUS		Title : SB-ICH9M(2)	
ASUSTek COMPUTER INC. NBI		Engineer: N/A	
Size	Project Name	Rev	1.2
Custom	F82		
Date: Tuesday, December 30, 2008	Sheet	16	of 93

When supporting CLK GEN Turbo
PIN, un-mount R1661.



No Reboot Strap
Low = Default
High = No Reboot






DDR2 200P H=4.0mm (Reverse Type)

M_A_DQ[63:0] 10



Layout Note: Place these Caps near SO-DIMM 1

R1.1 081114-2 For EMI request.





DDR2 200P H=9.2mm (Reverse Type)

The diagram illustrates the electrical connections for a DDR2 200P H=9.2mm (Reverse Type) memory module. It includes a detailed pinout table for J2101A and J2101B, and two layout notes with associated component values.

Pinout Table:

Pin	Signal	Pin	Signal
1	M_B A0	102	M_B DQ1
2	M_B A1	101	M_B DQ4
3	M_B A2	100	M_B DQ6
4	M_B A3	99	M_B DQ7
5	M_B A4	98	M_B DQ5
6	M_B A5	97	M_B DQ0
7	M_B A6	96	M_B DQ2
8	M_B A7	95	M_B DQ3
9	M_B A8	94	M_B DQ13
10	M_B A9	93	M_B DQ12
11	M_B A10	92	M_B DQ11
12	M_B A11	91	M_B DQ10
13	M_B A12	90	M_B DQ8
14	M_B A13	89	M_B DQ9
15	M_B A14	88	M_B DQ15
16	M_B A15	87	M_B DQ14
17	M_B A16	86	M_B DQ21
18	M_B A17	85	M_B DQ16
19	M_B A18	84	M_B DQ22
20	M_B A19	83	M_B DQ23
21	M_B A20	82	M_B DQ20
22	M_B A21	81	M_B DQ17
23	M_B A22	80	M_B DQ18
24	M_B A23	79	M_B DQ19
25	M_B A24	78	M_B DQ24
26	M_B A25	77	M_B DQ25
27	M_B A26	76	M_B DQ26
28	M_B A27	75	M_B DQ27
29	M_B A28	74	M_B DQ28
30	M_B A29	73	M_B DQ29
31	M_B A30	72	M_B DQ30
32	M_B A31	71	M_B DQ31
33	M_B A32	70	M_B DQ32
34	M_B A33	69	M_B DQ33
35	M_B A34	68	M_B DQ34
36	M_B A35	67	M_B DQ35
37	M_B A36	66	M_B DQ36
38	M_B A37	65	M_B DQ37
39	M_B A38	64	M_B DQ38
40	M_B A39	63	M_B DQ39
41	M_B A40	62	M_B DQ40
42	M_B A41	61	M_B DQ41
43	M_B A42	60	M_B DQ42
44	M_B A43	59	M_B DQ43
45	M_B A44	58	M_B DQ44
46	M_B A45	57	M_B DQ45
47	M_B A46	56	M_B DQ46
48	M_B A47	55	M_B DQ47
49	M_B A48	54	M_B DQ48
50	M_B A49	53	M_B DQ49
51	M_B A50	52	M_B DQ50
52	M_B A51	51	M_B DQ51
53	M_B A52	50	M_B DQ52
54	M_B A53	49	M_B DQ53
55	M_B A54	48	M_B DQ54
56	M_B A55	47	M_B DQ55
57	M_B A56	46	M_B DQ56
58	M_B A57	45	M_B DQ57
59	M_B A58	44	M_B DQ58
60	M_B A59	43	M_B DQ59
61	M_B A60	42	M_B DQ60
62	M_B A61	41	M_B DQ61
63	M_B A62	40	M_B DQ62
64	M_B A63	39	M_B DQ63
65	M_B A64	38	M_B DQ64
66	M_B A65	37	M_B DQ65
67	M_B A66	36	M_B DQ66
68	M_B A67	35	M_B DQ67
69	M_B A68	34	M_B DQ68
70	M_B A69	33	M_B DQ69
71	M_B A70	32	M_B DQ70
72	M_B A71	31	M_B DQ71
73	M_B A72	30	M_B DQ72
74	M_B A73	29	M_B DQ73
75	M_B A74	28	M_B DQ74
76	M_B A75	27	M_B DQ75
77	M_B A76	26	M_B DQ76
78	M_B A77	25	M_B DQ77
79	M_B A78	24	M_B DQ78
80	M_B A79	23	M_B DQ79
81	M_B A80	22	M_B DQ80
82	M_B A81	21	M_B DQ81
83	M_B A82	20	M_B DQ82
84	M_B A83	19	M_B DQ83
85	M_B A84	18	M_B DQ84
86	M_B A85	17	M_B DQ85
87	M_B A86	16	M_B DQ86
88	M_B A87	15	M_B DQ87
89	M_B A88	14	M_B DQ88
90	M_B A89	13	M_B DQ89
91	M_B A90	12	M_B DQ90
92	M_B A91	11	M_B DQ91
93	M_B A92	10	M_B DQ92
94	M_B A93	9	M_B DQ93
95	M_B A94	8	M_B DQ94
96	M_B A95	7	M_B DQ95
97	M_B A96	6	M_B DQ96
98	M_B A97	5	M_B DQ97
99	M_B A98	4	M_B DQ98
100	M_B A99	3	M_B DQ99
101	M_B A100	2	M_B DQ100
102	M_B A101	1	M_B DQ101





10,20 M_A_A[13:0]
10,21 M_B_A[13:0]

8,20 M_ODT1
8,20 M_CS#0
8,20 M_ODT0
10,20 M_A_RAS#
10,20 M_A_BS1
8,20 M_CS#1
10,20 M_A_WE#

10,20 M_A_A14
10,20 M_A_BS0

8,20 M_CKE1

10,20 M_A_BS2
8,20 M_CKE0

10,20 M_A_CAS#

10,21 M_B_A14

10,21 M_B_BS1















8,21 M_CKE2

10,21 M_B_BS2
8,21 M_CKE3

8,21 M_CS#2
10,21 M_B_BS0
10,21 M_B_RAS#



10,21 M_B_WE#
10,21 M_B_CAS#
8,21 M_ODT2

8,21 M_ODT3
8,21 M_CS#3




<Variant Name>



TouchPad & FingerPrint



For Side SW





Keyboard Connector




For Thermal Control Method

Remove redundant components






PLACE ESD Diodes near VGA port




<Variant Name>

ASUS		Title : CRT	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size B	Project Name F82	Rev 1.2	
Date: Tuesday, December 30, 2008		Sheet 32 of 93	


LCD Power




LED PANEL LVDS Interface



CAMERA & MIC




Hall effect switch



<Variant Name>

ASUS		Title : LVDS & INVERTER	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size	Project Name		Rev
Custom	F82		1.2
Date: Tuesday, December 30, 2008		Sheet	33 of 93


For Bluetooth




A circuit diagram showing a 10KOhm resistor (R3601) connected between +3VS_DVDD and PCBEEP_GAIN. The resistor is labeled R3601 10KOhm. The connection is marked with a circled 'X' and a circled '1'.


GAIN	R3601 Pull-up
-46 dB	Omit
-18 dB	Populate

In order for the audio codec to Wake on Jack, the CODEC VAUX pin (VAUX_3.3, pin 4) must be powered by a rail that is not removed unless AC power is removed.




Schematic diagram of the HP and MIC input circuitry. A 5.11KOhm resistor (R3623) is connected between the HP and MIC inputs. The HP input is connected to a 39.2KOhm resistor (R3635) and the MIC input is connected to a 10KOhm resistor (R3636). The HP input is also connected to a 10KOhm resistor (R3636) and the MIC input is connected to a 10KOhm resistor (R3636). The HP input is also connected to a 10KOhm resistor (R3636) and the MIC input is connected to a 10KOhm resistor (R3636).




		Title : CONEXANT CX20582	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size B	Project Name F82	Rev 1.2	
Date: Tuesday, December 30, 2008		Sheet	36 of 93


HP CONN




External MIC CONN





SPEAKER CONNECTOR (2W)



MUTE CONTROL




EXTENSION SPEAKER CONNECTOR





ASUS		Title : AUDIO HP/MIC	
ASUSTeK COMPUTER INC. NB1		Engineer: N/A	
Size B	Project Name F82	Date: Tuesday, December 30, 2008	Rev 1.2
Sheet 37 of 93			

Thermal Sensor




add 2nd source :06G023096010







SWITCH BUTTON




R1.1 081106-1




LED


For WireLess LED




for Cap. Lock





for Num Lock




R1.1 081031-4




For POWER LED




<Variant Name>		Title :Switch Button & LED	
ASUS		ASUSTeK COMPUTER INC	
Size		Engineer: N/A	
B		F82	
Date: Tuesday, December 30, 2008		Rev 1.2	
Sheet 41 of 93			












MDC CONN.




LAN CONN.






R1.1 081103-1



R1.1 081103-1






TPM Module CON




<Variant Name>

ASUS		Title: CardReader & SIM&TPM	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size B	Project Name F82		Rev 1.2
Date: Tuesday, December 30, 2008		Sheet 53	of 93

NewCard Connector




<Variant Name>		
Title : NEWCARD		
ASUSTeK COMPUTER INC. NB1		Engineer: N/A
Size B	Project Name F82	Rev 1.2
Date: Tuesday, December 30, 2008		Sheet 54 of 93



<Variant Name>


ASUS		Title : HDA level shifter	
ASUSTeK COMPUTER INC. NB1		Engineer: N/A	
Size	Project Name	Rev	
Custom	F82	1.2	
Date: Tuesday, December 30, 2008	Sheet	56	of 93

HDCP ROM



2nd source: 05G020600010

<Variant Name>







Engineer: *N/A*


Size B	Project Name	Rev 1.2
-----------	--------------	------------

Sheet 57 of 95

USB IO Board




LPC DEBUG PORT




<Variant Name>

		Title : DEBUG CONN	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size A	Project Name F82		Rev 1.2
Date: Tuesday, December 30, 2008		Sheet 67 of 93	


DC IN




BAT IN



Note: When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.




Without Battery & Pull out Adapter




<Variant Name>

ASUS		Title : DC & BAT IN	
ASUSTeK COMPUTER INC. NB1		Engineer: N/A	
Size	Project Name	Rev	
Custom	F82	1.2	
Date: Tuesday, December 30, 2008		Sheet	68 of 93


SATA HDD-1






ODD




Hole-A







Hole-B








Hole-C











Hole-D




Hole-E



Hole-F






Spring



<Variant Name>

		Title : Hole	
ASUSTeK COMPUTER INC		Engineer: Leon Guo	
Size B	Project Name F82		Rev 1.2
Date: Tuesday, December 30, 2008		Sheet 74 of 93	

EXPRESS GATE CONN R1.1 081015-1



<Variant Name>


ASUS		Title :EX_USB*2	
ASUSTeK COMPUTER INC		Engineer: N/A	
Size Custom	Project Name F82		Rev 1.2
Date: Tuesday, December 30, 2008		Sheet 76 of 93	


R1.1	081015-1	Reserve USB port on ExpressGate connector	page16/76
R1.1	081015-2	Move CE6201 after bead(L6209)	page62
R1.1	081021-1	Change pin2 from +3VS to +3V	page53
R1.1	081028-1	Change +3VS to +3VA_EC	page30
R1.1	081029-1	Reserve ESD diode for ADJ_BL_CON	page33
R1.1	081029-2	Add Q6801 to improve discharge speed of FORCE_OFF#	page68
R1.1	081029-3	Add R1537 to separate ACZ_BCLK	page15
R1.1	081029-4	Add 0 ohm(R5704)	page57
R1.1	081029-5	Del USB power switch	page62
R1.1	081031-1	Swap ODD power(pin number is disorder)	page72
R1.1	081031-2	Change +5VSUS to +3VSUS (Charge LED)	page31
R1.1	081031-3	Change CLK_ICHPCI from pin64 to pin9. (Can't stop by STP_PCI#)	page39
R1.1	081031-4	Add BT_LED to RF LED	page34/41
R1.1	081105-1	Del CHG_EN#, PRECHG, BATSEL_2P# / Add ISET_EC, VSET_EC	page30
R1.1	081106-1	Change Switch for ME request	page41
R1.1	081106-2	Change MDC/Nut height to 5mm for ME request	page45
R1.1	081106-4	Reserve for dynamic change Vcore	page30
R1.1	081106-5	Change link after R1723	page17
R1.1	081106-6	Reserve for power sequence	page17
R1.1	081111-1	Del reserve common chork	page62
R1.1	081113-1	Add Damping R	page56
R1.1	081113-2	Cost down, change LVDS connector to 30pin	page33
R1.1	081114-1	Del PM_EXTTTS#_0 connected to DDR slot	page08/15
R1.1	081114-2	For EMI request	page20
R1.1	081117-1	Add R0501 & R0502 for ATS	page5
R1.1	081117-2	Add L6201 for EMI request	page62
R1.1	081117-3	Add C3801 for EMI request	page38
R1.1	081118-1	Change 83nH to 47nH	page32
R1.1	081118-2	Reserve Cap for EMI request	page17/33
R1.2	081202-1	Change to 40 pin connector and add 2nd LVDS	page09/33
R1.2	081209-1	Add Buffer on HSYNC/VSYNC	page32
R1.2	081209-2	Change Reset IC to new version	page68
R1.2	081217-1	Change LAN_DISABLE from pin35 to pin118 of EC	page30


```

IMON=Gm(IMON) * [ (Vcsp1-Vcsn1) + (Vcsp2-Vcsn2) ]
RIMON = 0.9V / [ IMAX * Rsense(MIN) * Gm(IMON_MIN) ]
Gm(IMON) = 2.4mS , Gm(IMON_MIN) = 2.36mS

```










<Variant Name>

**ASUSTeK COMPUTER INC. NB**

Title :POWER_MCH_CORE

Size
C

Project Name


Engineer: *Adams*

Date: Tuesday, December 30, 2008


Sheet 86 of 93

Rev
1.2


BATTERY IN DETECT





ADAPTER IN DETECT



SUSB#_PWR POWER




SUSC#_PWR POWER



<Variant Name>


ASUS		Title : POWER LOADSWITCH	
ASUSTeK COMPUTER INC. NB		Engineer: Adams	
Size	Project Name	Rev	
Custom		1.2	
Date: Tuesday, December 30, 2008		Sheet	89 of 93


POWER GOOD DETECTOR



AC_BAT_SYS		AC_BAT_SYS	31,33,68,80,81,82,83,87
BAT		BAT	87
BAT_CON		BAT_CON	68,87
+3VAO		+3VAO	81
+3VA		+3VA	15,30,33,42,68,81
+5VAO		+5VAO	81,88
+5VO		+5VO	81,82,83,88,89
+3VO		+3VO	81,89,90
+1.8VO		+1.8VO	82,83
+0.9VO		+0.9VO	83
+1.05VO		+1.05VO	82
+1.5VO		+1.5VO	82
+5VSUS		+5VSUS	18,81
+5VSUS		+5VSUS	18,81
+3VSUS		+3VSUS	15,16,17,18,30,31,44,54,81
+12VSUS		+12VSUS	81,89
+5V		+5V	33,41,42,62,76,89
+3V		+3V	31,33,34,41,42,45,46,53,67,89
+12V		+12V	42,89
+1.8V		+1.8V	8,11,12,20,21,42,83
+0.9V		+0.9V	22,42,83
+3VS		+3VS	4,8,9,12,15,16,17,18,20,21,30,31,32,33,36,37,38,39,41,42,44,46,53,54,56,57,72,80,89,90
+5VS		+5VS	17,18,31,32,36,38,42,57,72,80,89
+12VS		+12VS	33,42,89
+1.5VS		+1.5VS	5,12,18,42,46,54,56,82
+VCCP		+VCCP	4,5,7,8,9,11,12,15,18,39,42,82
+VCORE		+VCORE	5,80

FOR POWER TEST





Spec rating	Design rating
(10mA)	
(10mA)	
(1.04A)	OCP Setting 7.2A
(0.3A)	
(5.6A)	
(0.03A)	OCP Setting 7.2A
(2.7A)	
(3.3A)	
(0.02A)	
(3.5A)	OCP Setting 5A
(10A)	OCP Setting 12A
(8A)	OCP Setting 9.6A
(1A)	(2A)
(44A)	

(08/15/08)

1. Q8706B rename to Q8704B .
2. Q9002 rename to Q8703 .
3. Q8203 rename to R8209 .
4. U8000 change from ISL6262A to ISL6266A .
5. Change R8015 from 255 OHM to 100 OHM.
6. Change C8004 from 470p to 270p.
7. Change C8011 from 1000p to 2200p.
8. Change C8013 from 220p to 100p.
9. Q9001B rename to Q9000B .
10. Change D8700 from 1SS355 to RB751
11. Unmount R8708 (Battery pack have pre-charge function)

(08/19/08)

12. Delete 1.5VSUS circuit .
13. Q8802A rename to Q8800A .
14. Add L8000,L8001 FB short pin .

(08/26/08)

15. Fix RT8204(U8200) to PWM mode .
16. Unmount R8715 .
17. Change R8208 to 4.02K ,R8205 to 10K .

(08/29/08)

18. Change U8200 PCB footprint .

(09/01/08) 243 pcs

19. Change Vcore solution to MAX17033 .

(09/02/08) 241 pcs

20. Delete R8102,R8103, connect U8100 pin 2 to pin 4 .
21. Add R8720 10HM .

(09/09/08) 242 pcs

22. Add D8701 , unmount .

R1.1 -- (09/30/08)

23. Change L8300 to 1.5uH
24. Change R8200 to 9.09K
25. Change CE8000,8004,8006,8007 to 220uF/2V/9mOHM
26. Change U8101 to MIC5378
27. Change R8111 to 232K

28. 3V_5V_PWRGD rename to SUS_PWRGD
29. Change R9001 to 4P2R , add R9006 .

(10/14/08)

30. Change Q8000,8003,8004,8007 to SI7716ADN

(10/21/08)

31. Del D8701 .
32. Modify circuit : Charge Vset & Iset control from EC .
33. Change Q8707 to SI4116 .

(12/10/08)

34. Add C8215 for LDO transient .

05/26

PEGATRON		Title :POWER_HISTORY	
ASUSTeK COMPUTER INC. NB		Engineer: Wit_Yang	
Size	Project Name		Rev
C	F82		1.2
Date: Tuesday, December 30, 2008		Sheet	83 of 83