

Revision : 3.02

[illegible]


			
Title			
COVER SHEET			
Size	Document Number	Rev	
Custom	GA-970A-D3	3.02	
Date:	Monday, October 08, 2012	Sheet	1 of 36

Component value change history

P-Code: U98094-0

[illegible][illegible]

			
Title			
BOM & PCB HISTORY			
Size	Document Number	Rev	
Custom	GA-970A-D3	3.02	
Date:	Monday, October 08, 2012	Sheet	2 of 36




L0_CADIN_L[0..15] <L0_CADIN_L[0..15] 10
L0_CADIN_H[0..15] <L0_CADIN_H[0..15] 10
L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] 10
L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] 10


Vinafix.com

CPU_VDD_RUN = VCORE
CPU_VDDA_RUN = VDDA25
VLDT_RUN = VCC12_HT
CPU_VDDIO_SUS = DDR15V
CPU_VDDR = CPU_VDDR12


VLDT_A = VCC12_HT
VLDT_B = HT12B



CPU-SK/942AM3B/S/GF/[10SC1-A01942-01R_10SC1-A01942-02R]









M2CPU
AM3RM/SC/BL/MB/12KRC-04K812-31R_12KRC-04K812-32R]





GIGABYTE™


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-D3	3.02	
Date:	Thursday, October 04, 2012	Sheet	4 of 36

VLDT_RUN_B is connected to the VLDT_RUN power supply through the package or on the die. It is only connected on the board to decoupling near the CPU package.











PART 2/5		
EXP A RXP15	N6	GPP1_RX15P
EXP A RXN15	N5	GPP1_RX15N
EXP A RXP14	M5	GPP1_RX14P
EXP A RXN14	M4	GPP1_RX14N
EXP A RXP13	L6	GPP1_RX13P
EXP A RXN13	L5	GPP1_RX13N
EXP A RXP12	K5	GPP1_RX12P
EXP A RXN12	K4	GPP1_RX12N
EXP A RXP11	J6	GPP1_RX11P
EXP A RXN11	J5	GPP1_RX11N
EXP A RXP10	H5	GPP1_RX10P
EXP A RXN10	H4	GPP1_RX10N
EXP A RXP9	G6	GPP1_RX9P
EXP A RXN9	G5	GPP1_RX9N
EXP A RXP8	F5	GPP1_RX8P
EXP A RXN8	F4	GPP1_RX8N
EXP A RXP7	D2	GPP1_RX7P
EXP A RXN7	D1	GPP1_RX7N
EXP A RXP6	B5	GPP1_RX6P
EXP A RXN6	C5	GPP1_RX6N
EXP A RXP5	D6	GPP1_RX5P
EXP A RXN5	E6	GPP1_RX5N
EXP A RXP4	E7	GPP1_RX4P
EXP A RXN4	F7	GPP1_RX4N
EXP A RXP3	D8	GPP1_RX3P
EXP A RXN3	E8	GPP1_RX3N
EXP A RXP2	E9	GPP1_RX2P
EXP A RXN2	F9	GPP1_RX2N
EXP A RXP1	D10	GPP1_RX1P
EXP A RXN1	E10	GPP1_RX1N
EXP A RXP0	E11	GPP1_RX0P
EXP A RXN0	F11	GPP1_RX0N

PCIE GPP1

AC9	GPP2_RX15P	AF9	GPP2_TX15P
AD9	GPP2_RX15N	AG9	GPP2_TX15N
AE8	GPP2_RX14P	AG8	GPP2_TX14P
AC7	GPP2_RX14N	AG7	GPP2_TX14N
AD7	GPP2_RX13P	AG6	GPP2_TX13P
AE6	GPP2_RX13N	AG5	GPP2_TX13N
AC5	GPP2_RX12P	AG4	GPP2_TX12P
AD5	GPP2_RX12N	AG3	GPP2_TX12N
AE4	GPP2_RX11P	AG2	GPP2_TX11P
AC3	GPP2_RX11N	AG1	GPP2_TX11N
AD2	GPP2_RX10P	AG0	GPP2_TX10P
AE1	GPP2_RX10N	AG9	GPP2_TX9P
AC0	GPP2_RX9P	AG8	GPP2_TX9N
AD0	GPP2_RX8P	AG7	GPP2_TX8P
AE0	GPP2_RX8N	AG6	GPP2_TX8N
AC1	GPP2_RX7P	AG5	GPP2_TX7P
AD1	GPP2_RX7N	AG4	GPP2_TX7N
AE2	GPP2_RX6P	AG3	GPP2_TX6P
AC2	GPP2_RX6N	AG2	GPP2_TX6N
AD3	GPP2_RX5P	AG1	GPP2_TX5P
AE3	GPP2_RX5N	AG0	GPP2_TX5N
AC4	GPP2_RX4P	AG9	GPP2_TX4P
AD4	GPP2_RX4N	AG8	GPP2_TX4N
AE5	GPP2_RX3P	AG7	GPP2_TX3P
AC5	GPP2_RX3N	AG6	GPP2_TX3N
AD6	GPP2_RX2P	AG5	GPP2_TX2P
AE6	GPP2_RX2N	AG4	GPP2_TX2N
AC7	GPP2_RX1P	AG3	GPP2_TX1P
AD7	GPP2_RX1N	AG2	GPP2_TX1N
AE7	GPP2_RX0P	AG1	GPP2_TX0P
AC8	GPP2_RX0N	AG0	GPP2_TX0N

PCIE GPP2


AD11	GPP3_RX9P	AH10	GPP3_TX9P
AC11	GPP3_RX9N	AG10	GPP3_TX9N
AE12	GPP3_RX8P	AG11	GPP3_TX8P
AD13	GPP3_RX8N	AG12	GPP3_TX8N
AC13	GPP3_RX7P	AG13	GPP3_TX7P
AE14	GPP3_RX7N	AG14	GPP3_TX7N
AD14	GPP3_RX6P	AG15	GPP3_TX6P
AC15	GPP3_RX6N	AG16	GPP3_TX6N
AE16	GPP3_RX5P	AG17	GPP3_TX5P
AD17	GPP3_RX5N	AG18	GPP3_TX5N
AC18	GPP3_RX4P	AG19	GPP3_TX4P
AE19	GPP3_RX4N	AG20	GPP3_TX4N
AD19	GPP3_RX3P	AG21	GPP3_TX3P
AC20	GPP3_RX3N	AG22	GPP3_TX3N
AE21	GPP3_RX2P	AG23	GPP3_TX2P
AD21	GPP3_RX2N	AG24	GPP3_TX2N
AC22	GPP3_RX1P	AG25	GPP3_TX1P
AE23	GPP3_RX1N	AG26	GPP3_TX1N
AD23	GPP3_RX0P	AG27	GPP3_TX0P
AC24	GPP3_RX0N	AG28	GPP3_TX0N

PCIE GPP3

AC21	SB_RX3P	AG22	A_TX3P C
AD21	SB_RX3N	AG23	A_TX3N C
AE22	SB_RX2P	AG24	A_TX2P C
AD23	SB_RX2N	AG25	A_TX2N C
AE25	SB_RX1P	AG26	A_TX1P C
AG25	SB_RX1N	AG27	A_TX1N C
AG26	SB_RX0P	AG28	A_TX0P C
AH26	SB_RX0N	AH24	A_TX0N C

PCIE ALINK

PLACE THESE CAP CLOSE TO NB.




RX980/BGA692


GIGABYTE™

TitleRS780 PCIE I/F ,Switch

SizeCustomDocument NumberGA-970A-D3Rev3.02

Date:Thursday, October 04, 2012Sheet11 of36






- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE
- 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE
- 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

Place R800/801 less than 500 mils away from U800
R851 less than 100 mils away from R800/801
route CPU clock as 100ohm differential pair

NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases



	OSC 14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R

REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK

Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.

Pin1: High=>DOC input, Low=>SRC5
Pin2: High=>SRCCLK7, Low=>CPUKG1(477)

GIGABYTETM

TitleRTM880N-793

SizeCustomDocument NumberGA-970A-D3Rev3.02


Date: Thursday, October 04, 2012Sheet13 of 36

PLACE THESE PCIE AC COUPLING CAPS CLOSE TO SB850



S.B HEATSINK

SB_HS


SB_HS(12SP2-S05110-01R_12SP2-S05110-02R_12SP2-S05110-03R)



PX1
SHW/DO.64*5.08*6.74



Low: Force PCIE GEN1, Up: Allow PCIE GEN2



PULL HIGH
WATCHDOG TIMER
ON NB_PWRGD
ENABLED

PULL LOW
WATCHDOG TIMER
ON NB_PWRGD
DISABLED
DEFAULT

PULL HIGH
USE
DEBUG
STRAPS

PULL LOW
IGNORE
DEBUG
STRAPS
DEFAULT



EMI ISSUE

BIOS after boot setting
EC AOD-ACC




PULL HIGH
IMC
ENABLED
AOD Extreme

PULL LOW
IMC
DISABLED
DEFAULT

PULL HIGH
CLKGEN
ENABLED

PULL LOW
CLKGEN
DISABLED
DEFAULT



CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL

NOT ADD ICT FOR RTCVDD PIN

GIGABYTETM

Title

ATI SB700 PCIE/PCI/CPU/LPC

Size

Document Number

Rev

Custom

GA-970A-D3

3.02

Date:

Thursday, October 04, 2012

Sheet

14

of

36



PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:

R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK

VCC_SB0 PR75 1K/4/1 SATA_CALRP AB14
PR74 931/4/1 SATA_CALRN AA14

26 -SATA_LED -SATA_LED AD11

TP5 -SATA_X1 AD16





TP7 -SATA_X2 AC16

SB_SPI_DI PR70 22/4 SB_SPI_DI_R J5
SB_SPI_DO PR71 22/4 SB_SPI_DO_R E2
SB_SPI_CLK PR72 22/4 SB_SPI_CLK_R K4
SB_SPI_CS_ITE PR73 22/4 SB_SPI_CS_ K9
X G2

SB950/BGA605(10HB1-06B950-10R)




PLACE SATA AC COUPLING
CAPS CLOSE TO SB850





GIGABYTE



Title		ATI SB700 SATA/IDE/HWM/SPI
Size	Document Number	Rev
Custom	GA-970A-D3	3.02
Date:	Thursday, October 04, 2012	Sheet 16 of 36









PCI SLOT 1, 2








FRONT SIDE USB2







FRONT SIDE USB1



REAR USB









I-Phone charger circuit



AZALIA CODEC ALC892/ALC889/ Colay





	ALC892R	ALC889	ALC889A
CR16	X	X	0
CR24	X	X	0
CR25	X	0	0
CBC42	10uF/X5R	X	X
CR2	20K/1%	20K/1%	20K/0.1%
CR9	0	0	X
CR10	X	X	0
CBC10/CBC11/CBC12/ CBC13/CBC44/CBC45	4.7uF /X5R	10uF /X5R	4.7uF /X5R
CR4/CR8/CR18/CR23/ CR11/CR12/CR27/CR29/ CR49/CR50/CR43/CR44/ CR45/CR48/CR59/CR60	75 ohm	66 ohm or lower	75 ohm






A3RJ/13P/B/[11NR6-483886-01_11NR6-483886-02]
3RJ+15F/[11NR6-483884-11]

SPDIF




A3RJ/13P/0B/[11NR6-483886-71]
3RJ+15F/[11NR6-483884-31]


LINE OUT FRONT OUT




LINE-IN




MIC




SURROUND



CEN/LFE




SURR BACK













GIGABYTE

Title			
AUDIO JACK			
Size	Document Number		Rev
Custom	GA-970A-D3		3.02
Date:	Thursday, October 04, 2012	Sheet	24 of 36



Hardware Monitor circuits












GIGABYTE™			
Title			
VCORE (PWM ISL6330G)			
Size	Document Number	Rev	
Custom	GA-970A-D3	3.02	
Date: Thursday, October 04, 2012		Sheet	27 of 33




Patch AMD Validation
VDDA25 & VCC12_HT
power sequence





asserted at 131 degree
deasserted at 116 degree








PCIE-16 LAN





USB_LAN


RTL8101E:LR38/LC5/LR43/LC6-->0
RTL8111C:LC6-->0
RTL8102E:LC5/LC6-->0





USB_LAN CONNECTOR



Gigabyte Confidential



RTL8101E :L1+L10-->AVDD18+0.1U(BIOS DISABLE MDI-X FUNCTION)
1G :USB+LAN/1G/GO, Y/OS/RA/D/1
100M:USB+LAN/100/GO, Y/OS/RA/D/1



GIGABYTE

Title: **REALTK RTL8111C**

Size	Document Number	Rev
Custom	GA-970A-D3	3.02

Date: Thursday, October 04, 2012 Sheet 34 of 36