

# Fircrest 13" Schematics Document

Whiskey Lake -U 42

2019-04-11

REV:X02

DY : None Installed  
WWAN:For WWAN installed  
Sensor:For Sensor Installed  
Debug:For Debug Port installed  
GD:For google installed  
TPM:For windows installed

ALL


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Cover Page</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 1 of 106







# Main Func = CPU




## Edp




## DP to HDMI




## DP to AR



## DP to HDMI






## DP to MUX






## 575412 eDP\_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Max Length
eDP_RCOMP	5 mils	25 mils	24.9 or 100 Ω ±1%	600 mils

Note: Must maintain low DC resistance routing (<0.1Ω)



GPP\_E13/DDPB\_HPD0/DISP\_MISC0  
 GPP\_E14/DDPC\_HPD1/DISP\_MISC1  
 GPP\_E15/DPPD\_HPD2/DISP\_MISC2  
 GPP\_E16/DPPE\_HPD3/DISP\_MISC3  
 GPP\_E17/EDP\_HPD/DISP\_MISC4



		CPU (TBT, DP1.4, USB3.1 g2)				
		eDP DDI A	DDI 1	DDI 2		
North Bay 13 Bandon	13 UU (non-TBT)	LCD	HDMI 1.4		Type-C Port 1	
	13 UU (TBT)	LCD	TBT (Alpine Ridge Port 0)		TBT (Alpine Ridge Port 1)	HDMI on AR side-port

ALL

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.





Title **CPU\_(JTAG/CPU SIDE BAND)**  
 Size A4 Document Number **Fircrest 13"** Rev **X00**  
 Date: Thursday, April 18, 2019 Sheet 4 of 106



# Main Func = CPU

- [99] CFG0
- [99] CFG1
- [99] CFG2
- [99] CFG3
- [99] CFG4
- [99] CFG5
- [99] CFG6
- [99] CFG7
- [99] CFG8
- [99] CFG9
- [99] CFG10
- [99] CFG11
- [99] CFG12
- [99] CFG13
- [99] CFG14
- [99] CFG15
- [99] CFG16
- [99] CFG17
- [99] CFG18
- [99] CFG19

[15,99] ITP\_PMODE <<<



<https://vinafix.com>

ALL


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (RESERVED)**


Size A4 Document Number **Fircrest 13"** Rev **X01**

# Main Func = CPU


Layout Note:  
The total Length of Data and Clock (from CPU to each VR) must be equal ( $\pm 0.1$  inch).  
Route the Alert signal between the Clock and the Data signals.



## SVID DATA



## SVID CLOCK



## SVID ALERT





Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W1 [inches]	W2 [inches]	R <sub>bus</sub> [Ω]	R <sub>bus</sub> [Ω]	R <sub>o</sub> [Ω]	R <sub>o</sub> [Ω]	WCG <sup>1</sup> [μ]
VIDSOUT							100	100	0	10	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	
VIDALERT#							56	Empty	220	0	1.0


Figure 10-7. Routing Illustration for SVID Topology



Do Not Stuff

### Layout Note:

1. Place close to CPU
2. VCC\_SENSE/ VSS\_SENSE impedance=50 ohm
3. Length match<25mil



ALL






Title <b>CPU(VCC CORE)</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 7	of 106

# Main Func = CPU



Pin Number	CFL-U43E	WHL ES1 Netname	WHL ES2 Netname
AA9	VCCGT	VCCGT	VCCCORE
AB10	VCCGT	VCCGT	VCCCORE
AB2	VCCGT	VCCGT	VCCCORE
AB8	VCCGT	VCCGT	VCCCORE
AB9	VCCGT	VCCGT	VCCCORE
AC8	VCCGT	VCCGT	VCCCORE
AD9	VCCGT	VCCGT	VCCCORE
AE10	VCCGT	VCCGT	VCCCORE
AE8	VCCGT	VCCGT	VCCCORE
AE9	VCCGT	VCCGT	VCCCORE
AF10	VCCGT	VCCGT	VCCCORE
AF2	VCCGT	VCCGT	VCCCORE
AF8	VCCGT	VCCGT	VCCCORE
AG8	VCCGT	VCCGT	VCCCORE
AG9	VCCGT	VCCGT	VCCCORE
AH9	VCCGT	VCCGT	VCCCORE
AJ10	VCCGT	VCCGT	VCCCORE
AJ8	VCCGT	VCCGT	VCCCORE
AK2	VCCGT	VCCGT	VCCCORE
AK9	VCCGT	VCCGT	VCCCORE
AL10	VCCGT	VCCGT	VCCCORE
AL8	VCCGT	VCCGT	VCCCORE
AL9	VCCGT	VCCGT	VCCCORE
AM8	VCCGT	VCCGT	VCCCORE
V2	VCCGT	VCCGT	VCCCORE
Y10	VCCGT	VCCGT	VCCCORE
Y8	VCCGT	VCCGT	VCCCORE



Component	Value	Notes
VCCPLL_OC	1x 1uF 0402	Do not merge VccPLL, VccPLL_OC and VccST to any noisy and high current power rail and do not route them close/adjacent to and reference to, any noisy and high current rail on top and bottom layers - as this may impact to PLL failing to phase lock.
VccPLL	1x 0.1uF 0201	Place as close as possible to BGA.
	1x 1uF 0402	Place as close as possible to BGA and can be placed on as either Primary or backside cap.
	1x 0805	Placeholder Only. Can be placed on as either Primary or back side cap.
VccST	1x 1uF 0402	
VccSTG	1x 1uF 0402	

ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (DISPLAY)**

Size: A4 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Thursday, April 18, 2019 | Sheet: 8 of 106

**(Blanking)**

<https://vinafix.com>




ALL

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 9 of 106

Main Func = CPU Follow RO13 CAP account and vaule .

1V\_CPU\_CORE

220\*52/2200\*1  
1V\_CPU\_CORE




**Decoupling Requirements for Whiskey Lake U 4+2 Processor (Sheet 1 of 2)**

Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCCORE	42x 1uF 0402/0201	42x 10uF 0402	To be placed as close as possible to the vias that connect to the BGA pins.
	14x 10uF 0402	9x 22uF 0603	
	8x 10uF 0402	18x 47uF 0805 (6.3V)	
VCCGT	15x 22uF 0603	4x 10uF 0805 (6.3V)	Place as close to the package as possible Place as close to the package as possible. Can be placed on as either Primary or back side cap. Place as close to the package as possible
	4x 10uF 0805	11x 1uF 0402/0201	
		15x 10uF 0402	


1V\_VCCGT

220 x 38  
1V\_VCCGT



1V\_VCCSA

220 x 10  
1V\_VCCSA



Domain	Primary Side cap	Secondary Side cap	Placement guideline
VCCSA	6x 10uF 0402	4x 0402	Placeholder only.
	2x 47uF 0805 (6.3V)	7x 10uF 0402	
	2x 0805	Placeholder Only	

Whiskey Lake U 4+2/Whiskey Lake U 4+2/Cannon Lake U 2+2/ Coffee Lake U 4+2 Bulk Decoupling Example

Bulk Decoupling Location	Example WHL U42	Example CNL U22	Example CFL U43e	Notes
VCCORE Power plane at VR output	4x 220uF (@4.5mV ESR)	TBD	3x 220uF (@4.5mV ESR)	Placed at primary VR output
VCCORE Power plane at VR output	4x 220uF (@4.5mV ESR)	TBD	3x 220uF (@4.5mV ESR)	Placed at primary VR output

**Notes:**  
1. These examples are based on 1MHz switching frequency. VR with bandwidth of up to 250kHz.  
2. Bulk decoupling is not a "requirement" but recommendation only. It is an example of VR design/VR placement. It is recommended that you consult with your vendor to validate their VR & bulk decoupling designs to ensure the electrical requirements are met.


**Wistron Corporation**  
2/F, 88, Sec 2, Hsin Tai Rd., Hsinchu, Taiwan, R.O.C.

**CPU (Power CAP1)**  
Fircrest 13"


Document Number: A3  
Date: Thursday, April 18, 2019  
Sheet: 10 of 108  
Rev: X01

# Main Func = CPU

## VDDQ




## VCCIO
















V <sub>DDQ</sub>	4x 1uF 0402/0201	Place as close to the package as possible.
	3x 10uF 0402	
	1x 22uF 0603	
	6x 10uF 0402	
V <sub>CCIO</sub>	4x 1uF 0201	Place as close to the package as possible
	6x 10uF 0402	Place as close to the package as possible
	4x 0402	Placeholder Only

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>CPU (Power CAP2)</b>	
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>	
Date: Thursday, April 18, 2019		Sheet 11 of	106



# Main Func = Memory



### WHL-U DDR4 SODIMM Decoupling

This recommendation assumes a 2CH, 1DPC (2 connector) implementation of SO-DIMMs.

#### DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x µF (size)
DDR4 SODIMM 1DPC	VDDQ/VDD	4 near each side of the DIMM connector close to VDD pins	16x 10µF (0603)
	VTT	4 near each side of the DIMM connector close to VDD pins	16x 1µF (0402)
DDR4 SODIMM 2DPC	VTT	Place on VTT plane close to SODIMM	2x 10µF (0603)
	VPP	Place on VTT plane close to SODIMM	4x 1µF (0402)
	VDDSPD	DIMM pin side, 1 per DIMM	2x 10µF (0603)
	VDDSPD	DIMM pin side, 1 per DIMM	2x 1µF (0402)

Note: Total quantity is referring to 2 channels.

ALL

Wistron Corporation  
21F, 8F, Sec 1, Hsin Tai Wu Rd, Hsueh, Taipei 10421, Taiwan, R.O.C.

File: **DDR (DDR4-CHB)**


Size: Document Number: **FWC1313** Rev: **X01**

Date: Thursday, April 16, 2015 Sheet: 13 of 108

**(Blanking)**

<https://vinafix.com>

ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>(Reserved)_SODIMM_SODIMM4</b>					
Size		Document Number			Rev
A4		<b>Fircrest 13"</b>			<b>X01</b>
Date:		Thursday, April 18, 2019		Sheet	14 of 106

**Main Func = PCH**

- [19.27] SPKR <<<<
- [20] NRB\_BIT <<<<
- [18.68.99] SPI\_SL\_CPU <<<<
- [18.68.99] SPI\_WP\_CPU <<<<
- [18.68] SPI\_HOLD\_CPU <<<<
- [18] GPP\_C2 <<<<
- [8.99] CFG3 <<>>
- [8.99] CFG4 <<>>
- [15.21] GPD\_7 <<<<
  
- [20] GPP\_D12 >>>>
- [18] GPP\_B23 >>>>
- [15.21] GPD\_7 >>>>
- [21] GPP\_H21 >>>>
- [21] GPP\_H23 >>>>
- [8.99] ITP\_PMODE >>>>
- [19] HDA\_SDO >>>>
- [18] GPP\_C5 >>>>
- [20] GPP\_B22 >>>>
- [20.61] CNV\_RGI\_DT >>>>

Description	Top Swap Override	No Reboot	TLS Confidentiality	BOOT BIOS STRAP (BBS)	ESPI OR LPC	BOOT HALT
GPIO	GPP_B14 / SPKR / TIME_SYNC1 / GSPiO_CS#	GPP_B18	GPP_C2	GPP_B22	GPP_C5	SPI0_MOSI
LOW	Disable (Default)	Disable (Default)	Disable Intel ME Crypto Transport Layer Security (TLS) cipher suite (no confidentiality). (Default)	SPI SELECTED. (DEFAULT)	LPC SELECTED	
HIGH	Enable	Enable	Enable Intel ME Crypto Transport Layer Security (TLS) cipher suite (with confidentiality). Must be pulled up to support Intel AMT with TLS.	LPC SELECTED FOR SYSTEM FLASH	HIGH: ESPI IS SELECTED FOR EC	This strap should sample HIGH.
	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-up.












Description	JTAG ODT DISABLE	EXI BOOT STALL BYPASS	CONSENT STRAP	AO PERSONALITY STRAP	Flash Descriptor Security Override	DFXTESTMODE
GPIO	GPP_D12	GPP_B23	SPI0_IO2	SPI0_IO3	HDA_SDO/I2S0_TXD	ITP_PMODE
LOW	JTAG ODT DISABLED	ENABLED (BSSB 2+2)	ENABLED	ENABLED	Enable security measures, and security is not overridden	DFXTESTMODE DISABLE (DEFAULT)
HIGH	JTAG ODT ENABLED	DISABLED (BSSB 4 WIRE)	DISABLED	DISABLED	Disable security measures, and security is overridden	DFXTESTMODE ENABLE
	20 K $\Omega$ 30% internal pull-up	20 K $\Omega$ 30% internal pull-up	20 K $\Omega$ 30% internal pull-up	20 K $\Omega$ 30% internal pull-up	20 K $\Omega$ 30% internal pull-down.	20 K $\Omega$ 30% internal pull-up

Description	RING OSCILLATOR BYPASS	XTAL FREQUENCY SELECT	M.2 CNVi Mode Select	MAF/SAF STRAP
GPIO	GPD7	GPP_H21	GPP_F6 / CNV_RGI_DT	GPP_H23
LOW	XTAL INPUT IS SINGLE ENDED	38.4/19.2MHZ (DEFAULT)	Integrated CNVi enabled	MAF ENABLE
HIGH	XTAL INPUT IS ATTACHED	24MHZ	Integrated CNVi disabled	SAF ENABLE

# Main Func = PCH

#543016:  
220 nF nominal capacitors are recommended for Gen 3.  
100 nF nominal capacitors are recommended for Gen 2.

(#545659) The xHCI controller supports USB Debug port on all USB3.0 capable ports.





**Layout Note:**

- Trace Width: 4 mils min (breakout) 12-15 mils (trace). Note: Must maintain low DC resistance routing (<math>R\_{DC} < 1 \text{ ohm}</math>).
- Isolation Spacing: At least 12 mils to any adjacent high speed I/O.

Port	PCIe Controller 1				PCIe Controller 2				PCIe Controller 3				PCIe Controller 4			
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Canon Lake U PCH-LP	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	USB3.1/3.0	SATA0	SATA1	SATA1	SATA2
	PCIe-1	PCIe-2	PCIe-3	PCIe-4	PCIe-5	PCIe-6	PCIe-7	PCIe-8	PCIe-9	PCIe-10	PCIe-11	PCIe-12	PCIe-13	PCIe-14	PCIe-15	PCIe-16
	X2	X4	X4	X4	X2	X4	X2	X2	X2	X4	X2	X2	X2	X4	X2	X2
	No Remapping				No Remapping				Intel RST for PCIe Storage Device				Intel RST for PCIe Storage Device			
North Bay 13 Bandon	13 UU (non-TBT)	Type-A Port 1 (gen2)	Type-A Port 2 (gen1)	M.2 3042 (LTE)					LOM	M.2 2230 (WLAN)	SD Reader	M.2 3042 (LTE)		M.2 2230 (PCIe 4 or SATA SSD)		M.2 2230 (WLAN)
	13 UU (TBT)	Type-A Port 1 (gen1)	Type-A Port 2 (gen1)	M.2 3042 (LTE)	TBT Controller x4				LOM	M.2 2230 (WLAN)	SD Reader	M.2 3042 (LTE)		M.2 2230 (PCIe 4 or SATA SSD)		M.2 2230 (WLAN)

Port	USB2.0 (10 ports)									
	USB2-1	USB2-2	USB2-3	USB2-4	USB2-5	USB2-6	USB2-7	USB2-8	USB2-9	USB2-10
Canon Lake U PCH-LP										
North Bay 13 Bandon	13 UU (non-TBT)	Type-C Port 1	Type-A Port 1	Type-A Port 2		UF Camera	M.2 3042 (WWAN)	CV2	FPR in PB	M.2 2230 (BT)
	13 UU (TBT)	Type-C Port 1	Type-A Port 1	Type-A Port 2		UF Camera	M.2 3042 (WWAN)	CV2	FPR in PB	M.2 2230 (BT)



ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshui, Taipei Hsien 221, Taiwan, R.O.C.


File: **CPU (PCIe/SATA/USB)**

Size: Document Number: **Fircrest 13"** Rev: **X01**

Date: Friday, April 19, 2019 Sheet: 18 of 108

# Main Func = PCH

[24,40,52,53,54]	SIO_SLP_SUS#	<<<<
[68]	SIO_SLP_S5#	<<<<
[40,51,68]	SIO_SLP_S4#	<<<<
[24,40,51,68]	SIO_SLP_S3#	<<<<
[68]	SIO_SLP_A#	<<<<
[40,54,68,91]	SIO_SLP_S0#	<<<<
[40]	SIO_SLP_WLAN#	<<<<
[40]	SIO_SLP_LAN#	<<<<
[68,99]	SYS_RESET#	<<<<
[24]	DSW_PWROK_R	>>>>
[46]	PCH_PWROK	>>>>
[24]	SYS_PWROK_R	>>>>
[24,99]	SIO_PWRBTN#	>>>>
[24]	AC_PRESENT	>>>>
[24,97]	LAN_WAKE#	>>>>
[24,62]	PCH_PCIE_WAKE#	>>>>
[97]	PM_LANPHY_ENABLE	>>>>
[18,24]	RTCST_ON	>>>>
[24,64,99]	RSMRST#_KBC	>>>>
[24]	ALL_SYS_PWRGD	>>>>
[33,61,62,91,97]	PCH_PLTRST#_RIGHT	<<<<
[63,99]	PCH_PLTRST#_LEFT	<<<<
[21,24,40,54,91]	CPU_C10_GATE#	<<<<
[3]	H_CUPWRGD	<<<<
[40]	3.3V_CAM_EN#	>>>>
[44]	AC_DIS_ACP	>>>>





**3V SELECT STRAP**  
 LOW → 3.3V +/-5%  
 HIGH → 3.0V +/-5%

**SPI Voltage Configuration**

**PCH\_PWROK:**  
 pull-up resistance should be in range 1/10th of pull down resistance

**CheckList 10K , Reserve PL for RTC rst test**



SSD	EC
TBT	LAN
	CARDREADER
	WLAN
	WRAN
	TPM
	ESPI CONN1
	ESPI CONN2


















**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU\_(POWER MANAGEMENT)**

Size: Custom Document Number: **Fircrest 13"** Rev: **X01**

Date: Thursday, April 18, 2019 Sheet 17 of 106

# Main Func = PCH



**ARD 0.85**

XTL\_24M\_X1\_CPU

XTL\_24M\_X1\_R

XTL\_24M\_X2\_CPU

XTL\_24M\_X2\_R

SUSCLK

Do Not Stuff

**DELL Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**CPU (LPC/SPI/SMBUS/CL/CLK)**

**Fircrest 13"**




Date: Thursday, April 18, 2019

Sheet 18 of 106





Rev X01

# Main Func = PCH

[27]	HDA_SDIO	<<<	_____
[27]	HDA_SDO	<<<	_____
[27]	HDA_SYNC_CODEEC	<<<	_____
[27]	HDA_BITCLK_CODEEC	<<<	_____
[15]	HDA_SDO	<<<	_____
[66]	CONTACTLESS_DET#	>>>	_____
[56]	CAM_MIC_CBL_DET#	>>>	_____
[29]	SPK_DET#	>>>	_____
[33]	HOST_SD_WP#	>>>	_____
[27]	AUD_PWR_EN	<<<	_____
[88]	H1_PCH_INT#_BUFF_D	<<<	_____
[68]	ME_FWP_PCH	<<<	_____
[15,27]	SPKR	<<<	_____
[61]	CLKREQ_CNV	>>>	_____
[61]	CNV_RF_RESET#	>>>	_____
[65]	KB_DET#	<<<	_____
[62]	WWAN_GPIO_WAKE#	<<<	_____
	TBT_CIO_PLUG_EVENT#	<<<	_____
[56]	DMIC_SDA_CODEEC_CPU	<<<	_____
[56]	DMIC_SCL_CODEEC_CPU	<<<	_____
[62]	ANT_CONFIG	>>>	_____
[61]	CNV_EN	<<<	_____
[27]	HDA_RST#	<<<	_____



Reserve for Dmic connect to PCH



ALL

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title: **CPU (AUDIO/SDIO/SDXC)**

Size: A4 Document Number: **Fircrest 13"** Rev: **X01**

Date: Thursday, April 18, 2019 Sheet 19 of 106



# Main Func = PCH



Vendor	JAE	FOXCON	TBD	TBD
TYPEC_CON_SEL1	LOW	LOW	HIGH	HIGH
TYPEC_CON_SEL2	LOW	HIGH	LOW	HIGH

ALL

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **CPU (POWER1)**

Size: A4 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Thursday, April 18, 2019 | Sheet: 21 of 106



**Main Func = PCH**



ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (VSS)**

Size: A4 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Thursday, April 18, 2019 | Sheet: 23 of 106

Main Func = EC

Pin list table with columns for pin number, name, and direction. Includes pins like WLAN\_MISO, SIO\_PWM12W, SLP\_WLAN\_GATE, etc.



**EV Board**

Cap. Value	Res. Value	TYPE
240k ohm		Single Post ACE w/o AR
130k ohm		Single Post ACE w AR
52k ohm		Dual Post ACE w/o AR
33k ohm		Dual Post ACE w AR
8.2k ohm		Dual Post ACE (w AR & w/o AR)
4.3k ohm		
2k ohm		
1k ohm		

**EV board BOARD\_ID**

Cap. Value	Res. Value	SIZE
240k ohm		X00
130k ohm		X01
52k ohm		X02
33k ohm		X03
8.2k ohm		X04
4.3k ohm		X05
2k ohm		X06
1k ohm		X07

**UMA**

Cap. Value	Res. Value	TYPE
240k ohm		Single Post ACE w/o AR
130k ohm		Single Post ACE w AR
52k ohm		Dual Post ACE w/o AR
33k ohm		Dual Post ACE w AR
8.2k ohm		Dual Post ACE (w AR & w/o AR)
4.3k ohm		
2k ohm		
1k ohm		

**Non-Deep Sleep**

Cap. Value	Res. Value	TYPE
240k ohm		Single Post ACE w/o AR
130k ohm		Single Post ACE w AR
52k ohm		Dual Post ACE w/o AR
33k ohm		Dual Post ACE w AR
8.2k ohm		Dual Post ACE (w AR & w/o AR)
4.3k ohm		
2k ohm		
1k ohm		

**EV Board SYSTEM\_ID**

Cap. Value	Res. Value	SIZE
240k ohm		X00
130k ohm		X01
52k ohm		X02
33k ohm		X03
8.2k ohm		X04
4.3k ohm		X05
2k ohm		X06
1k ohm		X07

**EV board BOARD\_ID**



Cap. Value	Res. Value	SIZE
240k ohm		X00
130k ohm		X01
52k ohm		X02
33k ohm		X03
8.2k ohm		X04
4.3k ohm		X05
2k ohm		X06
1k ohm		X07

POWERGD -> EC --RSMRST  
 HARDWARE AC  
 \*Always RSMRST 50ms, control DPWR0K.  
 \*If on power down SLP\_SUS low DSW must be low.  
 RSMRST 比 SLP\_SUS 迟半拍的时候一定要DPWR0K也拉。


**Main Func = BIOS ROM/RTC**

**SYSTEM SPI ROM**

- [88,91] SPI\_CLK\_DEBUG >>>>>
- [88,91] SPI\_SI\_DEBUG >>>>>
- [88,91] SPI\_SO\_DEBUG >>>>>
- [88] SPI\_WP\_DEBUG >>>>>
- [88] SPI\_HOLD\_DEBUG >>>>>
- [88] SPI\_CS\_DEBUG\_N0 >>>>>
- [88] SPI\_CS\_DEBUG\_N1 >>>>>
- [18,24] RTCRST\_ON >>>>>
- [24] VCCDSW\_EN >>>>>
- [24] RTCRST\_ON\_POWER >>>>>
- [24] RTC\_DET# >>>>>
- [24] VCCDSW\_EN\_EC >>>>>
- [8] H1\_SERVO\_SPI\_MOSI >>>>>
- [8] H1\_SERVO\_SPI\_MISO <<<<<
- [8] H1\_SERVO\_SPI\_CLK <<<<<
- [8] H1\_SERVO\_SPI\_CS\_L <<<<<
- [8] H1\_SERVO\_SPI\_FLASH\_WP# <<<<<
- [8] SERVO\_H1\_FLASH\_WP# <<<<<
- [8] SERVO\_CHROME\_SPI\_HOLD# <<<<<




**X09 design DS3\_Non-DS3 with RTC power gating**



# Main Func = Thermal / FAN


- [24] REM\_DIODE1\_P
- [24] REM\_DIODE1\_N
- [24] REM\_DIODE2\_P
- [24] REM\_DIODE2\_N
  
- [24] REM\_DIODE4\_P
- [24] REM\_DIODE4\_N
- [24] PWM\_FAN1
- [24] TACH\_FAN1



**Layout Note: Place to CPU**

**Layout Note: Close to EC**


Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



**Layout Note: Place to DIMM**

**Layout Note: Close to EC**

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.





**Layout Note: Place to V.R**

**Layout Note: Close to EC**

Both DXN and DXP routing 10 mil trace width and 10 mil spacing.

5105 Channel	Location
DP1/DN1	CPU (Q2601)
DP2/DN2	WWAN (Q2602)
DN2a/DP2a	DDR (Q2603)
DP4/DN4	V.R (Q2605)



**Layout Note:**

Signal Routing Guideline:  
Trace width = 15mil

- TACH\_FAN1\_Q 1
- PWM\_FAN1\_Q 1
- AFTP2602 Do Not Stuff
- AFTP2603 Do Not Stuff

ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.








---

Title: **INT IO (Thermal/Fan)**

Size A4	Document Number	Rev
	<b>Fircrest 13"</b>	<b>X01</b>



Date: Thursday, April 18, 2019 Sheet 26 of 106

# Main Func = Audio






**Layout Note:** Place close to Pin 1

Close pin5




EMI suggest change to 33p  
 2015/12/02  
 Azalia I/F EMI

<https://www.vinafix.com>



**Layout Note:** Width>40mil, to improve Headphone Crosstalk noise Change it to sharp will be better. Add 2 vias (>0.5A) when trace layer change.

**Layout Note:** Speaker trace width >40mil @ 2W4ohm speaker power



ALL


**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio (CodecALC3253)**

Size A3	Document Number	Rev X01
Date: Friday, April 19, 2019	Sheet 27 of 106	


<https://vinafix.com>

ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>Audio (RSVD) (Audio AMP)</b>		
Size A4	Document Number <b>Fircrest 13"</b>			Rev <b>X01</b>	
Date: Thursday, April 18, 2019	Sheet 28 of 106				

# Main Func = Audio


- [27] AUD\_SPK L+ >>>
- [27] AUD\_SPK L- >>>
- [27] AUD\_SPK R- >>>
- [27] AUD\_SPK R+ >>>
- [27] MIC2\_VREFO\_R >>>
- [27] MIC2\_VREFO\_L >>>
- [27] AUD\_RING <<<
- [27] AUD\_HPOUT\_L >>>
- [27] LINE1\_L >>>
- [27] AUD\_HPOUT\_R >>>
- [27] LINE1\_R >>>
- [27] AUD\_SELEEVE <<<
- [27] AUD\_HPJD\_N <<<
- [19] SPK\_DET# >>>



## Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power


## Speaker



2017/03/27 modify by EMI suggest.


HI	YG
LOW	FG

CONN	Pin	Net name
Pin1	SPK L+	
Pin2	SPK L-	
Pin3	SPK R-	
Pin4	SPK R+	
Pin5	SPK_DET#	
Pin6	GND	



## Layout Note:

R2901 must place nearby AUD1.



## Universal Jack

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio (HP/SPK/MIC Jack)**

Size A4 Document Number: **Fircrest 13"** Rev: **X01**

Date: Thursday, April 18, 2019 Sheet 29 of 106

<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Audio (RSVD)</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 30 of	106

5

4

3

2

1

D

D

C

C

B

B


A

A

<https://vinafix.com>

[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>LAN (RSVD) (Giga_RTL8151GD)</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 31	of 106

5




4

3

2

1


# Main Func = LAN





Layout note:  
30 mil spacing between MDI differential pairs.

Follow Reference Schematic 0.01uF~0.4uF



<https://vinafix.com>



Check again Lan Led behavior as ARD want



- LEDO (010): Green = Indicates Link connection established (located on left-hand side of connector)
- LED1 (011): Amber = Blinking when network activity (located on right-hand side of connector)



ALL

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN (RJ45+Transformer)**


Size A4	Document Number	Rev X01
Fircrest 13"		

Date: Thursday, April 18, 2019 Sheet 32 of 106

# Main Func = Card Reader


- [16] CARD\_PCIE\_RX\_N
- [16] CARD\_PCIE\_RX\_P
- [16] CARD\_PCIE\_TX\_N
- [16] CARD\_PCIE\_TX\_P
  
- [18] CARD\_CLK\_CPU\_P
- [18] CARD\_CLK\_CPU\_N
- [18] CARD\_CLKREQ\_CPU\_N
- [18] MEDIACARD\_IRQ#
  
- [17,61,62,91,97] PCH\_PLTRST#\_RIGHT
- [19] HOST\_SD\_WP#

## Layout Note:





## 3D3V\_S0\_CARD

850mA




teknisi indonesia



SD_VDD1	1	AFTP3301	Do Not Stuff
SD_VDD2	1	AFTP3302	Do Not Stuff
SD_CLK_CON	1	AFTP3303	Do Not Stuff
SD_CMD_CON	1	AFTP3304	Do Not Stuff
SD_D0P	1	AFTP3305	Do Not Stuff
SD_D0N	1	AFTP3306	Do Not Stuff
SD_D1P	1	AFTP3307	Do Not Stuff
SD_D1N	1	AFTP3308	Do Not Stuff
SD_DATA0_CON	1	AFTP3309	Do Not Stuff
SD_DATA1_CON	1	AFTP3310	Do Not Stuff
SD_DATA2_CON	1	AFTP3311	Do Not Stuff
SD_DATA3_CON	1	AFTP3312	Do Not Stuff
SD_CD#	1	AFTP3313	Do Not Stuff

以上漏點不可拉分支型式



ALL


**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDREADER (SDIO/SD Conn)**

Size A3	Document Number	Rev X01
Date: Thursday, April 18, 2019		Sheet 33 of 106

<https://vinafix.com>





ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>USB (RSVD) (USB2.0 CONN)</b>		
Size	Document Number			Rev	
A4	<b>Fircrest 13"</b>			X01	
Date:	Thursday, April 18, 2019		Sheet	34	of 106




# Main Func = USB 3.0

## USB4/USB30-3/USB20-3/PowerShare

### EXT Port1 Right Side, Support Power Share



## USB3/USB30-3/USB20-2



ALL

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **USB (USB3.0 Conn)**

Size A3	Document Number	Rev X01
Date: Thursday, April 18, 2019	Sheet 35 of 106	

# Main Func = USB Charger

support power share on the USB3.0 port on the right side of platform

## USB2.0 port2

[35] USB4\_USB20\_N  
[35] USB4\_USB20\_P

[24] USB\_POWERSHARE\_VBUS\_EN  
[24] USB\_POWERSHARE\_EN#

[16] USB\_OC0#


## USB charger

[16] Charger\_USB20\_N  
[16] Charger\_USB20\_P

Device Control Pins				
Flow Line Condition	CTL1	CTL2	CTL3	ILIM_SEL
DCH(Discharge)	0	0	0	x
CDP	1	1	1	1
SDP2(No Discharge from/to CDP)	1	1	1	0
SDP1(Discharge from/to any charging state including CDP)	1	1	0	x
	0	1	0	x
DCP_Short	1	0	0	x
DCP/Divider-1A	1	0	1	x
DCP_Auto	0	1	1	x
	0	0	1	x

Current Limit	MIN	TPY	MAX
TI	2120	2275	2430
PERICOM	2120	2275	2430
NUVOTON	2235	2400	2570

## USB3.0 Port2



<https://vinafix.com>


www.teknisi-indonesia.com

ALL

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB (USB Charger)</b>			
Size A4	Document Number <b>Fircrest 13"</b>		Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 36	of 106

<https://vinafix.com>


ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>USB (RSVD) (PCIE to USB3.0)</b>		
Size	Document Number			Rev	
A4	<b>Fircrest 13"</b>			X01	
Date:	Thursday, April 18, 2019		Sheet	37	of 106

<https://vinafix.com>

[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)


ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB (RSVD)(USB3.0 Redriver)</b>			
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>	
Date: <b>Thursday, April 18, 2019</b>		Sheet <b>38</b> of	<b>106</b>

Main Func =














<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Sequence (RSVD)</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 39	of 106


**Main Func = Power Plane EN Sequence**

- [2] ALWON >>>
- [4] SWV\_EN <<<
- [6] 3D3V\_PG >>>
- [8] SW\_PG >>>
- [10] ALW\_PWRGD\_3V\_SW <<<
- [12] SW\_SLP\_LAN >>>
- [14] SLP\_WLAN\_GATE >>>
- [16] SW\_SLP\_WLAN >>>
- [18] AUX\_EN\_WOVL >>>
- [20] 3.3V\_WWAN\_EN >>>
- [24] CPU\_C10\_GATE# >>>
- [26] RUN\_ON\_R >>>
- [28] VCCDW\_EN >>>
- [30] SW\_SLP\_S0 >>>
- [32] SW\_SLP\_S0M >>>
- [34] RUN\_ON\_EC >>>
- [36] RUNWROK <<<
- [38] 3.3V\_TS\_EN >>>
- [40] PCH\_3.3V\_TS\_EN >>>
- [42] 3.3V\_CAM\_EN >>>
- [44] SW\_SLP\_S0M >>>
- [46] SW\_SLP\_S0M >>>




<https://vinafix.com>

ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Sequence (RSVD) (DS3/S0ix)</b>					
Size A4	Document Number <b>Fircrest 13"</b>				Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 41		of 106	

<https://vinafix.com>




ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>INT IO (RSVD)</b>		
Size A4	Document Number <b>Fircrest 13"</b>			Rev <b>X01</b>	
Date: Thursday, April 18, 2019	Sheet 42 of			106	



**OFFPAGE**

- (D4.4) PWR\_CHARGER\_SMBDAT <<< PC4411 0P2J-2-GP PWR\_CHG\_DATA
- (D4.4) PWR\_CHARGER\_SMBCLK <<< PC4413 0P2J-2-GP PWR\_CHG\_CLK
- (D4) LAMP <<< PR4419 0P2J-2-GP PWR\_CHG\_LAMP
- (D4) LBATT\_A <<< PR4420 0P2J-2-GP PWR\_CHG\_LBATT\_A
- (D4.4E) LVSHV\_R <<< PR4418 0P2J-2-GP PWR\_CHG\_LVSHV\_R
- (D4.4) PWRCHOT\_A <<< PC4422 0P2J-2-GP PWR\_CHG\_PWRCHOT\_A
- (D4.4) PWRAT\_PRES# <<< PR4447 0P2J-2-GP PWR\_PWRAT\_PRES#
- (D4.4) ACADV\_IN <<< PR4448 0P2J-2-GP PWR\_CHG\_ACADV\_IN
- (D7) AC\_DS\_ACP <<< PR4449 0P2J-2-GP PWR\_CHG\_AC\_DS\_ACP
- (D4.7) VBUS2\_ECKQ\_N <<< PR4454 0P2J-2-GP PWR\_HW\_ACADV\_N
- (D4.4.7) HW\_ACADV\_N <<< PR4454 0P2J-2-GP PWR\_HW\_ACADV\_N




**TABLE 22. PROG PIN PROGRAMMING OPTIONS**



PROG-AND RESISTANCE (kΩ)	TYP	MIN	MAX	CELL #	DEFAULT SWITCHING FREQUENCY		Autonomous charging		DEFAULT ACLIMIT Reg(A)
					733kHz	1MHz	Yes	No	
0				1	733kHz	733kHz	No	No	0.476
8.45				1	733kHz	733kHz	No	No	1.5
14.7				1	1MHz	1MHz	No	No	1.5
21.0				1	1MHz	1MHz	No	No	0.476
28.0				1	733kHz	733kHz	Yes	Yes	1.5
35.7				1	733kHz	733kHz	Yes	Yes	1.5
43.2				2	733kHz	733kHz	Yes	Yes	1.5
52.3				2	733kHz	733kHz	Yes	Yes	0.476
61.9				2	1MHz	1MHz	No	No	0.476
71.5				2	1MHz	1MHz	No	No	1.5
82.5				2	733kHz	733kHz	No	No	1.5
93.1				2	733kHz	733kHz	No	No	0.476
105				3	733kHz	733kHz	No	No	0.476
118				3	733kHz	733kHz	No	No	1.5
133				3	1MHz	1MHz	No	No	1.5
147				3	1MHz	1MHz	No	No	0.476
162				3	733kHz	733kHz	Yes	Yes	0.476
178				3	733kHz	733kHz	Yes	Yes	1.5
196				4	733kHz	733kHz	Yes	Yes	1.5
215				4	733kHz	733kHz	Yes	Yes	0.476
237				4	1MHz	1MHz	No	No	0.476
261				4	733kHz	733kHz	No	No	1.5
287				4	733kHz	733kHz	No	No	1.5
316				4	733kHz	733kHz	No	No	0.476
348				1	733kHz	733kHz	No	No	0.476

<https://www.afix.com>



OFFPAGE



Main Func = Power\_System 5V/3D3V



<https://vinafix.com>



ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

File: **5V/3D3V**


Size: Document Number  
Custom: **Fircrest 13"**

Date: Thursday, April 18, 2019 Sheet 45 of 108

Rev: **X01**

**Main Func = CPU\_CORE**

- [7] SVID\_CLK\_CPU <<<
- [7] SVID\_ALERT#\_CPU <<<
- [7] SVID\_DATA\_CPU <<<
- [7] VCCORE\_SENSE <<<
- [7] VSSCORE\_SENSE <<<
- [48] PWR\_VCCGT\_ISUMP >>>
- [48] PWR\_VCCGT\_ISUMN >>>
- [48] PWR\_VCCGT\_ISEN1 >>>
- [48] PWR\_VCCGT\_ISEN2 >>>
- [8] VSSGT\_SENSE <<<
- [8] VCCGT\_SENSE <<<
- [47] PWR\_VCORE\_ISUMN >>>
- [47] PWR\_VCORE\_ISUMP >>>
- [50] PWR\_VCCSA\_ISUMN >>>
- [50] PWR\_VCCSA\_ISUMP >>>
- [8] VSSSA\_SENSE <<<
- [8] VCCSA\_SENSE <<<
- [48] PWR\_VCCGT\_FCCM >>>
- [48] PWR\_VCCGT\_PWM >>>
- [48] PWR\_VCCGT\_PWM\_B >>>
- [50] PWR\_VCCSA\_PWM >>>
- [50] PWR\_VCCSA\_FCCM >>>
- [47] PWR\_VCORE\_PWM >>>
- [47] PWR\_VCORE\_FCCM >>>
- [24] VR\_EN >>>
- [3,24,43,44] PROCHOT#\_CPU <<<
- [17] PCH\_PWROK <<<
- [24,44] LSYS\_R <<<




teknisi indonesia

	U22	U42
PC4625	DY	0.022u (78.22321.2FL)
PC4626	DY	0.022u (78.22321.2FL)
PR4669	DY	DY
PR4635	1K (64.10015.6DL)	DY
PR4670	267 (64.26705.6DL)	DY
PR4642	DY	324 (64.32405.6DL)
PC4630	0.1u (78.10422.5FL)	0.1u (78.10422.5FL)
PC4609	0.01u (78.10324.10L)	
PC4628	DY	0.022u (78.22322.2FL)
PC4653	DY	47n (78.47322.2FL)
PR4671	1.54K (64.15415.6DL)	DY
PR4633	DY	3.01K (64.30115.6DL)
PR4608	90.9K (64.90925.6DL)	DY
PR4672	DY	88.7K (64.88725.6DL)





**Main Func = CPU\_CORE**

- [46] PWR\_VCCGT\_PWMA >>>
- [46] PWR\_VCCGT\_FCCM# >>>
- [46] PWR\_VCCGT\_ISEN1 <<<
- [46] PWR\_VCCGT\_ISUMP <<<
- [46] PWR\_VCCGT\_ISUMN <<<
- [46] PWR\_VCCGT\_PWMB >>>



tekniisi indonesia

For acoustic noise



MAX: 70000  
TPE: 49000


CYNTEC. 7\*7\*3  
DCR: 0.90mohm +/-7%  
Idc : 37 A , Isat : 41A

CYNTEC. 7\*7\*3  
DCR: 0.90mohm +/-7%  
Idc : 37 A , Isat : 41A

https://vinafix.com


<https://vinafix.com>

ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<b>NCP81210MN_CPU_VCCGTUS</b>					
Size	Document Number				Rev
A4	<b>Fircrest 13"</b>				<b>X01</b>
Date: Thursday, April 18, 2019		Sheet 49		of 106	

# Main Func = CPU\_VCCSA

- [46] PWR\_VCCSA\_PWM >>> —
- [46] PWR\_VCCSA\_ISUMP <<< —
- [46] PWR\_VCCSA\_ISUMN <<< —
- [46] PWR\_VCCSA\_FCCM >>> —



If no need support PS4 mode  
please change to ISL6208C  
74.06208.B73

ALL

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>VCCSA</b>			
Size	Document Number		Rev
Custom	<b>Fircrest 13"</b>		<b>X01</b>
Date: Thursday, April 18, 2019		Sheet 50 of	106

**Main Func = Power\_VDDQ/VTT/2D5V/0D6V**

**OFFPAGE**






Table1. The Truth Table of S3 and S5 pins

STATE	S3	S5	VDDQ	VTTREF	VTT
S0	H	H	1	1	1
S3	L	H	1	1	0 (high-Z)
S4/5	L	L	0 (discharge)	0 (discharge)	0 (discharge)



**SY288RAC for 1D2V** MAX: 13300 TPE: 9310




EN rating 23V  
EN Rising Threshold : 0.8V

ILIM LOW , ILIM=10A  
ILIM FLOAT , ILIM=12A  
ILIM HIGH , ILIM=16A

$V_{out} = 0.6 * (1 + R1/R2)$   
 $= 0.6 * (1 + 21.5K/20K) = 1.215V$

teknisi indonesia

**APL5338 for 0D6V**




MAX: 700  
TPE: 490

Design Current = 1470mA

MAX: 300  
TPE: 210

**RT9059GQW for 2D5V**

Design Current = 0.7A




$V_{out} = 0.8 * (1 + R1/R2) = 2.52V$

**SSID = PWR.Plane.Regulator\_1D05V**

[24,53,54] S5\_PG <<<—  
 [17,24,40,53,54] SIO\_SLP\_SUS# >>>—  
 [24,40,53,54] VCCDSW\_EN >>>—

**AOZ2260 for 1D05V**



Rail 1	Rail 2	Ramp Up
VPRIM_CORE	VCC_PRIM 1.0 V (Note 1)	VCCPRIM_CORE rail must ramp before or equal to the Primary 1.0 V rails. VCCPRIM_CORE voltage should be >= VCC_Prime 1.0 V until VCCPRIM_CORE voltage reaches 95% of its final value.

**DELL Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **(Reserved)**

Size: Custom Document Number: **Fircrest 13"** Rev: **X01**

Date: Thursday, April 18, 2019 Sheet 52 of 106

Main Func = 1D8V

# APL5934 for 1D8V\_S5




MAX: 917  
TPE: 641.9

Design Current=770mA

$$V_{out} = 0.8V * (R1 + R2) / R2$$

[17,24,40,52,54] SIO\_SLP\_SUS# >>>  
[24,40,52,54] VCCDSW\_EN >>>

[24,52,54] S5\_PG <<<





http://www.fix.com

ALL

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserved)</b>			
Size A4	Document Number <b>Fircrest 13"</b>		Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 53	of 106

# Main Func = VCCIO / VCCPRIM

- [8] VCCIO\_SENSE >>> \_\_\_\_\_
- [8] VSSIO\_SENSE >>> \_\_\_\_\_ [4,52,53] S5\_PG <<< \_\_\_\_\_
- [24,40,57] RUN\_ON\_R >>> \_\_\_\_\_
- [51] 1D2V\_S3\_PG >>> \_\_\_\_\_
- [21,24,40,91] CPU\_C10\_GATE# >>> \_\_\_\_\_
- [17,40,68,91] SIO\_SLP\_S0# >>> \_\_\_\_\_
- [24,40,52,53] VCCDSW\_EN >>> \_\_\_\_\_
- [17,24,40,52,53] SIO\_SLP\_SUS# >>> \_\_\_\_\_
  
- [22] PRIMCORE\_G0 >>> \_\_\_\_\_
- [22] PRIMCORE\_G1 >>> \_\_\_\_\_
- [20] PRIM\_CORE\_OPT\_DIS >>> \_\_\_\_\_



MAX: 1000  
TPE: 700

EV2 test use RC solution


LP PIN= HIGH, VCCIO= 0.95V  
LP PIN = LOW, VCCIO=0V

MAX: 4260  
TPE: 2982


# VCCPRIM\_CORE

<https://vinafix.com>

CYNTec. 4\*4\*2  
DCR: 24~27mohm  
I<sub>dc</sub> : 4.5A , Isat : 7A












LP PIN= HIGH, PRIMCORE= 1.05V  
LP PIN = LOW, PRIMCORE=0.75V



www.teknisi-indonesia.com

ALL	
Title	<Title>
Size	A3
Document Number	Ficreat 13"
Date:	Thursday, April 18, 2019
Sheet	54 of 106
Rev	X01





# Main Func = LCD/Touch



# Main Func = IR CAM

## CAMERA

[16]	CCD_USB20_N	⟷⟷⟷
[16]	CCD_USB20_P	⟷⟷⟷
[27]	DMIC_SDA_CODECCON	⟷⟷⟷
[27]	DMIC_SCL_CODECCON	⟷⟷⟷
[20]	IR_CAM_DET#	<<<<
[19]	CAM_MIC_CBL_DET#	<<<<
[19]	DMIC_SDA_CODECCPU	⟷⟷⟷
[19]	DMIC_SCL_CODECCPU	⟷⟷⟷









ALL




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>Display (LCD/Inverter)</b>	
Size A4	Document Number <b>Fircrest 13"</b>		Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 56	of 106

**Main Func = HDMI**

- [4] HDMI\_DDI\_TX\_P2 >>>
- [4] HDMI\_DDI\_TX\_N2 >>>
- [4] HDMI\_DDI\_TX\_P1 >>>
- [4] HDMI\_DDI\_TX\_N1 >>>
- [4] HDMI\_DDI\_TX\_P0 >>>
- [4] HDMI\_DDI\_TX\_N0 >>>
- [4] HDMI\_DDI\_TX\_P3 >>>
- [4] HDMI\_DDI\_TX\_N3 >>>
- [4] HDMI\_DET\_CPU <<<
- [4] HDMI\_SCL\_CPU <<<
- [4] HDMI\_SDA\_CPU <<<
- [24,40,54] RUN\_ON\_R >>>




**HDMI CONNECTOR**



<https://vinafix.com>


ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Display (RSVD) DP</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 58	of 106

www.teknisi-indonesia.com

<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>Display (RSVD) DVI</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 59 of	106

<https://vinafix.com>

ALL






			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>INT IO (RSVD)(HDD)</b>		
Size A4	Document Number <b>Fircrest 13"</b>			Rev <b>X01</b>	
Date: Thursday, April 18, 2019	Sheet 60 of 106				





# Main Func = m.2 SSD

## SSD





PEDET	0	Host I/F Indication; To be grounded for SATA, No Connect for PCIe	0V/NC
L	SATA		
H	PCIe		

Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2 / SATA	PCI Express* Gen 3 / SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>

74	3.3V	GND	75	GND
72	3.3V	GND	73	GND
70	3.3V	GND	71	GND
68	SUSCLK(32kHz) (O)(0/3.3V)	PEDET (NC-PCIe/GND-SATA)	69	N/C
	Connector Key	Connector Key		Connector Key
	Connector Key	Connector Key		Connector Key
	Connector Key	Connector Key		Connector Key
	Connector Key	Connector Key		Connector Key
58	N/C	GND	57	GND
56	N/C	REFCLKP	55	REFCLKP
54	PEWAKE# (I/O)(0/3.3V) or N/C	REFCLKN	53	REFCLKN
52	CLKREQ# (I/O)(0/3.3V) or N/C	GND	51	GND
50	PERST# (O)(0/3.3V) or N/C	PETp0/SATA-A+	49	PETp0/SATA-A+
48	N/C	PETn0/SATA-A-	47	PETn0/SATA-A-
44	N/C	GND	45	GND
42	N/C	PERp0/SATA-B-	43	PERp0/SATA-B-
40	N/C	PERn0/SATA-B+	41	PERn0/SATA-B+
38	DEVSLP (O)	GND	39	GND
36	N/C	PETp1	37	PETp1
34	N/C	PETn1	35	PETn1
32	N/C	GND	33	GND
30	N/C	PERp1	31	PERp1
28	N/C	PERn1	29	PERn1
26	N/C	GND	27	GND
24	N/C	PETp2	25	PETp2
22	N/C	PETn2	23	PETn2
20	N/C	GND	21	GND
18	3.3V	PERn2	17	PERn2
16	3.3V	GND	15	GND
14	3.3V	PETp3	13	PETp3
12	3.3V	PETn3	11	PETn3
10	DAS/DSS# (I/O)/LED1# (I)(0/3.3V)	GND	9	GND
8	N/C	PERp3	7	PERp3
6	N/C	PERn3	5	PERn3
4	3.3V	GND	3	GND
2	3.3V	GND	1	GND

## 6.5.4.6 PCH PCIe\* Controller Lane Reversal

For each PCH PCIe\* Controller we support end-to-end lane reversal across the four lanes mapped to a controller for the following two motherboard PCIe\* configurations



ALL

**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **INT IO (SSD M.2/ eMMC)**

Size A3 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Friday, April 19, 2019 | Sheet: 63 of 106


# Main Func = LED/HALL/Button

- [24] BAT2\_LED# >>>
- [24] BAT1\_LED# >>>
- [24,32] LED\_MASK# >>>
- [24,66,68] KBC\_PWRBTN# <<<
- [24,55,67] LID\_CL\_SIO#\_R <<<
- [24,67] LID\_CL\_SIO\_TAB#\_R >>>
- [24] BREATH\_LED# <<<
- [24,92] FPR\_DET# >>>
- [24] M\_BIST >>>
- [24,44] ACAV\_IN >>>
- [17,24,99] RSMRST#\_KBC >>>





## Stealth mode



## Battery LED2(White LED) LOW acted from KBC GPIO



## Battery LED1(Orange LED) LOW acted from KBC GPIO




## POWER BUTTON



## Power LED LOW acted from KBC GPIO

## M-BIST



ALL


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LED / Button / Power Button**

Size	Document Number	Rev
Custom	<b>Fircrest 13"</b>	<b>X01</b>
Date:	Thursday, April 18, 2019	Sheet 64 of 106


# Main Func = Key Board/Touch Pad

- [19] KB\_DET# <<<
- [24] BC\_INT#\_ECE1117 <<<>
- [24] BC\_DAT#\_ECE1117 <<<>
- [24] BC\_CLK#\_ECE1117 <<<>
- [3,24] TOUCHPAD\_INTR# <<<>
- [24] CLK\_TP\_SIO\_I2C\_DAT <<<>
- [24] DAT\_TP\_SIO\_I2C\_CLK <<<>
- [20] CPU\_I2C\_SDA\_TP <<<>
- [20] CPU\_I2C\_SCL\_TP <<<>
- [24] TP\_DISABLE# <<<>
- [88] KSI\_02 <<<>
- [88] KSO\_02 <<<>
- [88] EC\_KSO\_02\_INV <<<>
- [88] EC\_KSI\_02 <<<>






ACES-CON20-29-GP-U  
**20.K0637.020**  
 2nd: 020.K0339.0020


- 3D3V\_TP 1 AFTP6501
- EC\_KSO\_02\_INV 1 AFTP6502
- EC\_KSI\_02 1 TP6503
- Do Not Stuff
- Do Not Stuff
- Do Not Stuff



10mA




Reserve for future use




<https://vinafix.com>

ALL




		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		<b>INT IO (KB/TP)</b>	
Title		Document Number	
		<b>Fircrest 13"</b>	
Size A4	Date: Thursday, April 18, 2019	Sheet 65 of 106	Rev <b>X01</b>

# Main Func = USH BD

## USH



CV3 module pin assignment -proposal 2	
NC	
NC	
CV2_ON	
USB20_N from FPR	
USB20_P from FPR	
GND	
GND	
USB20_N to PCH	
USB20_P to PCH	
GND	
USH_EXPANDER_SMBCLK	
USH_EXPANDER_SMBDAT	
BCM5882_ALERT#	
+3.3V_ALW	
+3.3V_ALW	
+3.3V_ALW	
NC	
+5V_ALW	
+3.3V_RUN	
+5V_RUN	
USH_RST#	
USH_PWR_STATE#	
CONTACTLESS_DET#	
GND	
GND	
USH_DET#	



ALL

**DELL** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title **IO Board Conn (USH)**


Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 66 of 106

**Main Func = Sensor (Hall-Sensor)**

[24,55,64] LID\_CL\_SIO#\_R << >> —  
 [24,64] LID\_CL\_SIO\_TAB#\_R << >> —

**BANDON  
 TCS40DLR  
 [074.TCS40.M001]**

**NORTHBAY  
 APX8131A  
 [074.08131.007B]**



<https://www.mafix.com>








www.teknisi-indonesia.com

ALL

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>Sensor (Hall-Sensor)</b>			
Size: A4	Document Number: <b>Fircrest 13"</b>	Rev: <b>X01</b>	
Date: Thursday, April 18, 2019	Sheet: 67	of: 106	

# Main Func = Debug

- [19] ME\_FWP\_PCH >>>
- [24] ME\_FWP >>>
- [24] ME\_FWP\_SW >>>
- [20] CPU\_UART2\_TXD >>>
- [20] CPU\_UART2\_RXD >>>
- [17,24,40,51] SIO\_SLP\_S3# >>>
- [17] SIO\_SLP\_S5# >>>
- [17,40,51] SIO\_SLP\_S4# >>>
- [17] SIO\_SLP\_A# >>>
- [18] RTC\_RST# >>>
- [24,64,66] KBC\_PWRBTN# >>>
- [17,99] SYS\_RESET# >>>
- [17,40,54,91] SIO\_SLP\_S0# >>>
- [18,24] ESPI\_IO0 >>>
- [18,24] ESPI\_IO1 >>>
- [18,24] ESPI\_IO2 >>>
- [18,24] ESPI\_IO3 >>>
- [18,24] ESPI\_CS# >>>
- [18,24] ESPI\_RESET# >>>
- [18,24] ESPI\_CLK >>>
- [24] JTAG\_TDI >>>
- [24] JTAG\_TMS >>>
- [24] JTAG\_CLK >>>
- [24] JTAG\_TDO >>>
- [24] MCLK >>>
- [24] MSDATA >>>
- [24] HOST\_DEBUG\_TX >>>
- [21,62] SBIOS\_TX >>>
- [25,91] SPI\_CLK\_DEBUG >>>
- [25,91] SPI\_SI\_DEBUG >>>
- [25,91] SPI\_SO\_DEBUG >>>
- [25] SPI\_WP\_DEBUG >>>
- [25] SPI\_HOLD\_DEBUG >>>
- [25] SPI\_CS\_DEBUG\_N0 >>>
- [25] SPI\_CS\_DEBUG\_N1 >>>
- [18] SPI\_CLK\_CPU >>>
- [15,18,99] SPI\_SI\_CPU >>>
- [18] SPI\_SO\_CPU >>>
- [15,18,99] SPI\_WP\_CPU >>>
- [15,18] SPI\_HOLD\_CPU >>>
- [18] SPI\_CS\_CPU\_N0 >>>
- [18] SPI\_CS\_CPU\_N1 >>>
- [24] PCH\_RSMRST# >>>



ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






Title **Debug (LPC debug)**

Size A3 Document Number **Fircrest 13"** Rev **X01**

Date: Thursday, April 18, 2019 Sheet 68 of 106

# Main Func = Sensor (E-compass/A+Gyro/SAR)

- [20] GSEN\_INT1 <<<< \_\_\_\_\_
- [20,70] CPU\_I2C\_SDA\_SENSOR <<<< \_\_\_\_\_
- [20,70] CPU\_I2C\_SCL\_SENSOR <<<< \_\_\_\_\_
- [24,66] USH\_EXPANDER\_SMBDAT <<<< \_\_\_\_\_
- [24,66] USH\_EXPANDER\_SMBCLK <<<< \_\_\_\_\_



<https://vinafix.com>

ALL

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title  
**Sensor (GYROSCOPE/PRESSUE/ALS)**

Size A4 Document Number **Fircrest 13"** Rev **X01**

# Main Func = G-sensor


[20,69] CPU\_I2C\_SDA\_SENSOR  
 [20,69] CPU\_I2C\_SCL\_SENSOR  
 [20] LNG2DMTR\_INT1

## G Sensor



<https://www.fix.com>



ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <b>Sensor (G-sensor)</b>	
Size A4	Document Number	Rev <b>X01</b>	
Date: Thursday, April 18, 2019		Sheet 70	of 106

# Main Func = TypeC


## USB1

- [16] USB1\_USB31\_RX\_N
- [16] USB1\_USB31\_RX\_P
- [16] USB1\_USB31\_TX\_N
- [16] USB1\_USB31\_TX\_P
  
- [72] PS8802\_CSCL\_R
- [72] PS8802\_CSCL\_R
  
- [73] USB1\_CON\_SBU1
- [73] USB1\_CON\_SBU2
  
- [4] DP2\_DDI\_TX\_P0
- [4] DP2\_DDI\_TX\_N0
  
- [4] DP2\_DDI\_TX\_P1
- [4] DP2\_DDI\_TX\_N1
  
- [4] DP2\_DDI\_TX\_P2
- [4] DP2\_DDI\_TX\_N2
  
- [4] DP2\_DDI\_TX\_P3
- [4] DP2\_DDI\_TX\_N3
  
- [4] DP2\_AUX\_CPU\_P
- [4] DP2\_AUX\_CPU\_N
  
- [4,72] DP2\_HPD\_CPU
  
- [73] USB1\_SSTX\_CON\_P0
- [73] USB1\_SSTX\_CON\_N0
  
- [73] USB1\_SSTX\_CON\_P1
- [73] USB1\_SSTX\_CON\_N1
  
- [73] USB1\_SSRX\_AR\_P0
- [73] USB1\_SSRX\_AR\_N0
  
- [73] USB1\_SSRX\_AR\_P1
- [73] USB1\_SSRX\_AR\_N1
  
- [72] PS8802\_FLIP\_R
- [72] PS8802\_DP\_R
- [72] PS8802\_USB\_R
  
- [72] PS8802\_CSCL
- [72] PS8802\_CSCL




teknisi indonesia

<https://vinafix.com>




ADDR: I2C control bus address. Internally pull down at 150kΩ, 3.3V I/O.  
 Li: Slave address 0x18-0x1F (default)  
 Hi: Slave address 0x30-0x3F  
 DPEQ: DP Receiver equalization setting; Internally pull down at 150kΩ, 3.3V I/O.  
 Li: Compensation for channel loss up to 12dB (Default)  
 Hi: Compensation for channel loss up to 18dB  
 CEO: USB Type-C connector facing Rx channel receiver equalization setting; Internally pull down at 150kΩ, 3.3V I/O.  
 Li: Compensation for channel loss up to 16dB (Default)  
 Hi: Compensation for channel loss up to 18dB  
 SSEQ: USB Host facing Rx channel receiver equalization setting; Internally pull down at 150kΩ, 3.3V I/O.  
 Li: Compensation for channel loss up to 12dB (Default)  
 Hi: Compensation for channel loss up to 18dB

## 1D2V\_S5



## IDC = 550mA

22u 0805 total 2pcs (DY 0 pcs)



$$V_{out} = 0.8V * (R1 + R2) / R2$$

ALL

**Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **EXT IO (Thunderbolt(1/3)/Type C Re-driver)**

Size: A3 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Thursday, April 18, 2019 | Sheet: 71 of 106

# Main Func = TypeC

[24]	UPD1_SMBCLK	>>>
[24]	UPD1_SMBDAT	>>>
[24]	UPD1_SMBINT#	>>>
[73]	USB1_CON_CC1	>>>
[73]	USB1_CON_CC2	>>>
[16,72]	USB1_USB20_N	>>>
[16,72]	USB1_USB20_P	>>>
[74]	AC1_DISC#	<<<
[74]	EN_PD_HV_1	<<<
[71]	PS8802_CSDA_R	>>>
[71]	PS8802_CSCL_R	>>>
[16,72]	USB1_USB20_P	>>>
[16,72]	USB1_USB20_N	>>>
[73]	USB1_USB20_CMCT_P	>>>
[73]	USB1_USB20_CMCT_N	>>>
[73]	USB1_USB20_CMCB_P	>>>
[73]	USB1_USB20_CMCB_N	>>>
[71]	PS8802_CSCL	>>>
[71]	PS8802_CSDA	>>>
[71,73]	USB1_CON_SBU1	>>>
[71,73]	USB1_CON_SBU2	>>>
[71]	PS8802_FLIP_R	>>>
[71]	PS8802_DP_R	>>>
[71]	PS8802_USB_R	>>>
[4,71]	DP2_HPD_CPU	<<<



**Dead Battery Mode**

SC220P50V2KX-3DLGP  
SC220P50V2KX-3DLGP

Tie RPD\_Gn to C\_Cn pins to support no-power or dead-battery mode

**DELL Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EXT IO (Thunderbolt(2/3)/Type C CC Logic)**

Size: A3 Document Number: **Fircrest 13"** Rev: **X01**








Date: Thursday, April 18, 2019 Sheet: 72 of 106

# Main Func = TypeC

For Layout Swap A&B Connection

## USB1

- [71] USB1\_SSTX\_CON\_P0
- [71] USB1\_SSTX\_CON\_N0
- [71] USB1\_SSTX\_CON\_P1
- [71] USB1\_SSTX\_CON\_N1
- [71] USB1\_SSRX\_AR\_P0
- [71] USB1\_SSRX\_AR\_N0
- [71] USB1\_SSRX\_AR\_P1
- [71] USB1\_SSRX\_AR\_N1
- [72] USB1\_USB20\_CMCT\_P
- [72] USB1\_USB20\_CMCT\_N
- [72] USB1\_USB20\_CMCB\_P
- [72] USB1\_USB20\_CMCB\_N
- [72] USB1\_CON\_CC1
- [72] USB1\_CON\_CC2
- [71] USB1\_CON\_SBU1
- [71] USB1\_CON\_SBU2



ALL






**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **EXT IO (Thunderbolt(3)/Type C Conn)**

Size: A3 Document Number: **Fircrest 13"** Rev: **X01**

Date: Thursday, April 18, 2019 Sheet 73 of 106

- Main Func = TypeC**
- [P4.4.4] HW\_ACAPWR\_N3 >>>
  - [T3] ACL\_DISC4 >>>
  - [P4.4.3] VBUS1\_ECON >>>
  - [T9] EN\_PD\_HW\_1 >>>
  - [P4.4] AC\_DISC4 >>>
  - [D4] DCIN1\_EN >>>
  - [PWR\_VBUS\_OVP\_OUT\_R] <<<
  - [P4.4] VBUS2\_ECON >>>




www.teknisi-indonesia.com




<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>EXT IO (RSVD)</b>
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 75	of 106


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (PEG 1/5)</b>
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 76	of 106

<https://vinafix.com>

ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>GPU (RSVD) (DIGITAL 2/5)</b>		
Size	Document Number		Rev		
A4	<b>Fircrest 13"</b>		<b>X01</b>		
Date:	Thursday, April 18, 2019		Sheet	77	of 106

5

4

3

2

1

D

D

C

C

B

B

A

A

<https://vinafix.com>

[www.teknisi-indonesia.com](http://www.teknisi-indonesia.com)

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	--	---

Title **GPU (RSVD) (VRAM 3/5)**

Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
------------	--	-------------------

5

4


3

2

1

<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (GPIO 4/5)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 79 of 106

<https://vinafix.com>

ALL


	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title **GPU (RSVD) (PWR/GND 5/5)**

Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
------------	--	-------------------

<https://vinafix.com>


ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (VRAM1,2 1/4)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 81 of 106

www.teknisi-indonesia.com


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (VRAM3,4 2/4)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 82 of 106


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (VRAM5,6 3/4)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 83 of 106

<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (VRAM7,8 4/4)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 84 of 106

<https://vinafix.com>

ALL


	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title **GPU (RSVD) (VGA\_CORE)**

Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
------------	--	-------------------


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD) (Sequence)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 86 of 106


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>GPU (RSVD)</b>
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 87	of 106



**Main Func = EMC/ RF**



ALL


**DELL** Wistron Corporation  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **UNUSED PARTS (RF/EMI Capacitors)**

Size: A3	Document Number: <b>Fircrest 13"</b>	Rev: <b>X01</b>
Date: Thursday, April 18, 2019	Sheet: 89	of 106






<https://vinafix.com>

ALL


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>INT IO (RSVD) (NFC)</b>		
Size A4	Document Number <b>Fircrest 13"</b>			Rev <b>X01</b>	
Date: Thursday, April 18, 2019		Sheet	90	of	106

# Main Func = TPM

[20]	TPM_PIRQ#	~~~~~
[17,40,54,68]	SIO_SLP_S0#	~~~~~
[17,33,61,62,97]	PCH_PLTRST#_RIGHT	~~~~~
[25,68]	SPI_CLK_DEBUG	~~~~~
[25,68]	SPI_SI_DEBUG	~~~~~
[25,68]	SPI_SO_DEBUG	~~~~~
[18]	SPI_CS_CPU_N2	~~~~~
[21,24,40,54]	CPU_C10_GATE#	~~~~~



<https://vinafix.com>



ALL

**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **INT IO (TPM)**

Size: A4	Document Number: <b>Fircrest 13"</b>	Rev: <b>X01</b>
----------	--------------------------------------	-----------------

Date: Thursday, April 18, 2019 Sheet 91 of 106

# Main Func = Finger Printer

- [16] FP\_USB20\_N <<<>>>
- [16] FP\_USB20\_P <<<>>>
- [24,64] FPR\_DET# <<<>>>
- [66] FP\_USB20\_USH\_N <<<>>>
- [66] FP\_USB20\_USH\_P <<<>>>
- [24] FPR\_PWR\_EN# >>>>
- [24,66] FPR\_SCAN\_INT# <<<>>>
- [24] FPR\_SSO\_EN# >>>>
- [24] FPR\_UEFI\_MGMT# >>>>
- [24] FPR\_LOW\_PWR\_MODE# >>>>
- [66] FP\_RESET# >>>>



Pin 1	GND
Pin 2	FPR_DET(GND)
Pin 3	USB_DP
Pin 4	NA
Pin 5	USB_DM
Pin 6	NA
Pin 7	GND
Pin 8	NA
Pin 9	RESERVED
Pin 10	NA
Pin 11	FP_RESET#
Pin 12	LOW POW MODE#
Pin 13	VDDD CHICLET
Pin 14	UEFI MGMT#
Pin 15	SSO_EN#
Pin 16	FPR_SCAN_INTR#





www.teknisi-indonesia.com

100mA

<https://vinafix.com>

## PCH

## USH



ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **INT IO (Finger Printer)**

Size: A4 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Thursday, April 18, 2019 | Sheet: 92 of 106

<https://vinafix.com>

ALL

	<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---


Title  
**EXT IO (RSVD) (Express Card/PCIE slot)**

Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
------------	--	-------------------

www.teknisi-indonesia.com


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>EXT IO (RSVD) (Smart Card/COM/PS2)</b>		
Size A4	Document Number <b>Fircrest 13"</b>	Rev <b>X01</b>
Date: Thursday, April 18, 2019	Sheet 94 of	106


<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b><i>EXT IO (RSVD) (Docking/LPT)</i></b>		
Size A4	Document Number <b><i>Fircrest 13"</i></b>	Rev <b><i>X01</i></b>
Date: Thursday, April 18, 2019	Sheet 95	of 106



<https://vinafix.com>

ALL


			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title <b>Commercial (RSVD) (SW GFX eDP)</b>					
Size A4	Document Number <b>Fircrest 13"</b>				Rev <b>X01</b>
Date: Thursday, April 18, 2019			Sheet 96 of 106		

# Main Func = LAN






## LAN



DESIGN NOTE: LAN\_DISABLE\_N must be connected to PCH's GPIO/LANPHYPC output. This GPIO pin must be set as "LANPHYPC" function through FITC tool. The signal does not require pull-up. R15 resistor is no-stuff default (for testing purpose).



NOTE: DESIGN NOTE: LANWAKE\_N must be connected to PCH's LANWAKE input.



ALL

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Commercial (Intel LAN)**

Size: A4 | Document Number: **Fircrest 13"** | Rev: **X01**

Date: Thursday, April 18, 2019 | Sheet: 97 of 106

<https://vinafix.com>

ALL

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		<b>Commercial (LAN Switch)</b>
Size A4	Document Number	Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 98 of 106



# Table of Content

## RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance  
 For the value, it can be read by the number before R. (R means resistor)  
 For the tolerance, it can be read from the last letter.  
 For the rating, we don't show on the symbol name.  
 For the size, R2=>0402, R3=>0603, R5=>0805,....

## CAPACITOR

Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805


The naming rule is  
 Capacitor type + value + rating + size + tolerance + material  
 SCD1U10V2MX-1  
 SC=> SMT Ceramic, TC=> POS cap or SP cap  
 D1U => 0.1uF  
 10V => the voltage rating is 10V  
 2=> 0402, 3=>0603, 5=>0805  
 M=>tolerance M, K, Z  
 X=> X7R/X5R, Y=> Y5V  
 -1 => symbol version, nonsense to EE characteristic

ALL


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		<b>Table of Content</b>	
Title	<b>Fircrest 13"</b>		Rev <b>X01</b>
Size A4	Document Number		Date: Thursday, April 18, 2019
Sheet 100 of 106		Date: Thursday, April 18, 2019	








# SMBus Block Diagram



# I2C Block Diagram



<https://vinafix.com>

Table 6-103. Bus Capacitance/Pull-Up Resistor Relationship

Standard Mode (100kHz) - Pull-up / Pull-down Resistor Settings		
Total Bus Capacitance (C <sub>b</sub> )	External Pull-up	PCH Pull Down Strength (Refer EDS)
Upto 400 pF	2.2KΩ	100Ω

Fast Mode (400kHz) - Mode Pull-up/ Pull-down Strength Settings		
Total Bus Capacitance (C <sub>b</sub> )	External Pull-up	PCH Pull Down Strength
Upto 100pF	2.7KΩ	100Ω
Upto 200pF	1.5KΩ	
Upto 300pF	1KΩ	
Upto 400 pF	680Ω	

Fast mode Plus (1MHz) - Pull-up/Pull-down strength Settings		
Total Bus Capacitance (C <sub>b</sub> )	External Pull-up	PCH Pull Down Strength
Upto 50pF	2.2KΩ	100Ω
Upto 100pF	1.2KΩ	
Upto 200pF	560Ω	
Upto 300pF	390Ω	
Upto 400 pF	270Ω	67Ω

# LAN DATASHEET

Pin Name	Pin #	Type	Op Mode	Name and Function
SMB_CLK	28	O/d	Bi-dir	SMBus clock. Pull this signal up to 3.3 Vdc (auxiliary supply) through a 499Ω resistor (while in Six mode).
SMB_DATA	31	O/d	Bi-dir	SMBus data. Pull this signal up to 3.3 Vdc (auxiliary supply) through a 499Ω resistor (while in Six mode).

ALL


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **SMBUS/I2C BLOCK DIAGRAM**


Size A3 Document Number **Fircrest 13"** Rev **X01**

Date: Thursday, April 18, 2019 Sheet 104 of 106

# Thermal Block Diagram



# Audio Block Diagram



ALL

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>THERMAL/AUDIO BLOCK DIAGRAM</b>			
Size A4	Document Number <b>Fircrest 13"</b>		Rev <b>X01</b>
Date: Thursday, April 18, 2019		Sheet 105 of	106



<https://vinafix.com>

ALL

			<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title			<b>CLK Block</b>		
Size A4	Document Number			Rev	<b>X01</b>
Date: Thursday, April 18, 2019			Sheet	106	of 106