

















Title : **VDDSOC Controller**

ASUSTek Computer Inc.

Engineer:

Vinafix.com

Size	Project Name	Rev
A3	20Q1 AM4 1106 P8-2PH 1P1P-2P2P HSY	2.00



<Variant Name>

		Title : DRIVER	
ASUSTek Computer Inc.		Engineer:	
Size A3	Project Name 20Q1 AM4 1106 P8-P2H 1P1P-2P2P HSY	Rev 2.00	
Date: Thursday, March 05, 2020	Sheet	10	of 127



Title : **VDDSOCSB**

ASUSTek Computer Inc.

Engineer:

Vinafix.com

Size	Project Name	Rev
A2	AM4	1.00

$$I_{rms,cin} = \ln(D(1-D))^{0.5}$$

		Title : +1.8VSB&+1.8V	
ASUSTek Computer Inc.		Engineer:	
Size A2	Project Name AM4	Rev 1.00	
Date: Thursday, March 05, 2020		Sheet 12	of 127



Title : NA

ASUSTek Computer Inc.


Engineer:

Vinafix.com

Size	Project Name	Rev
A2	AM4	1.00

[illegible]

+1.8VSB==>+1.05VDUAL PM /4.125A



+3VDUAL_PM VOLTAGE SWITCH & POWER CIRCUIT 0.825A




+3VDUAL_PM====>+2.5VDUAL_PM 0.675A


O_MODELSTANDBY_SW# L

+5VSB_ATX ==>+3VSB_ATX_LDO

0.35A




+3VSB_ATX ==>+1.05VSB_PM 50mA




Power Component place near each other!

+5VSB==>+3V_CPU 0.25A






+1.8VSB==>+1.5VSB 0.1875A






- 1.Vin and Vout keep more than 30mils away.
- 2.Input cap and Output cap can't use same GND.
- 3.P_SVSB_GATE_10 is away from Vin more than 15mils ,from Vout more than 30mils.







If OVP protection circuit isn't mounted,then PC4500 and PC4501 aren't also mounted.





BOM:	在板上+5VSB_DUAL上连接有对12V高阻抗的元件无连接, 例如: 在Type-C上的Power Switch Q517 Q5016-Q1100500	在板上+5VSB_DUAL上连接有对12V高阻抗的元件无连接, 例如: 在Type-C上的Power Switch Q517 Q5016-Q1100500
/5VSB_DUAL_OVP	unmodified	unmodified








Title : NA

ASUSTek Computer Inc.

Engineer:



Vinafix.com


Size	Project Name	Rev
A3	AM4	1.00



Vinafix.com

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 03, 2020	Sheet 29 of 127





PIN	SPI_CLK	LFRAME_L	LPCCLK0		RTCCLK		AGPIO3
NET	S_SPI_CLK_C	S_LFRAME#_R	LPCCLK0/EMMC_DAT4/EGPIO74		S_RTCCLK		H_AGPIO3
CPU TYPE	1,2,3,4,5,6	0, 2, 4, 6	4, 6	0	4, 6	0	0
Pull High	Configured for internal clock-generator Default	SPI ROM Default	32MB ROM: PSP should modify SPI page register bits[25:24] to remap physical ROM to upper image Default	Boot Fail Timer Enabled		RTC Coin Battery is implemented Default	Enhanced Reset logic for faster resume from S5 Default
Pull Low	Reserved	LPC ROM	<=16MB ROM: PSP should not modify SPI page register bits [25:24]	Boot Fail Timer Disabled Default	pull-down resistor (DNI) to VSS Default	RTC Coin Battery is not implemented	Traditional Reset logic














Title : NA

ASUSTek Computer Inc.

Engineer:

Vinafix.com




Size	Project Name	Rev
A3	AM4	1.00






<Variant Name>

		Title : Socket MLCC	
ASUSTek Computer Inc.		Engineer:	
Size A3	Project Name 20Q1 AM4 1106 P8-2PH 1P1P-2P2P HSY	Rev 2.00	
Date: Tuesday, March 03, 2020	Sheet 16	of 127	


+5VSB====>VDDQ/Io:14.928A








(58) O_+12V_DUMMYLOAD_10



Vinafix.com




Vinafix.com

			Title : +1.5V_RTC	
ASUSTek Computer Inc.			Engineer:	
Size	Project Name			Rev
A3	AM4			1.00
Date: Tuesday, March 03, 2020			Sheet 27 of 127	

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 03, 2020	Sheet 30 of 127

SOCKET131A



SOCKET131

12001V00210300

mbs_socket131_1_ascwhole_col


CPU socket
FOXCONN 100 :12001V00210100
LOTES 100 :12001-00210400
FOXCONN G/F :12001V00210200
LOTES G/F :12001V00210300

HR1,HR2,HR3,HR4
Place Within 1.5" of APU

X570 GOLDEN BOARD not support Bristol :
HR1,HR3改為/Bristol

Note:
Type0 APU only:HR1,HR3

SOCKET131B




SOCKET131

12001V00210300

mbs_socket131_1_ascwhole_col

HR1,HR2,HR3,HR4
Place Within 1.5" of APU

		Title : AM4-01	
ASUSTek Computer Inc.		Engineer: ElaineLx_Li	
Size A3	Project Name AM4	Date: Tuesday, April 07, 2020	Sheet 31 of 127
		Rev 0.01	





		Type 0	Type 1	Type 2	Type 3	Type 4	Type 5	Type 6
GFX[15:0]	X16			V		V	V	V
	X8	V			V			
	X4		V					
GPP[3:0]	X4			V	V	V	V	V
	X2	V	V					

	CPU SSID INFO.
87E2H	AMD APU: AM4 socket1331 Vermeer
87E1H	AMD APU: AM4 socket1331 Renoir
87C0H	AMD CPU: MATISS MATISS
877CH	AMD APU: AMD APU AM4 FINNACLE APU,SOCKET1331
876BH	AMD APU: AMD APU AMD AM4 RAVEN APU,SOCKET1331

		Title : AM4-02	
ASUSTek Computer Inc.		Engineer: Elaineix_Li	
Size	Project Name		Rev
A3	AM4		0.01

Title <Title>		
Size A	Document Number <Doc>	Rev <RevCode>
Date:	Tuesday, March 03, 2020	Sheet 44 of 127







Vinafix.com





<Variant Name>

ASUS		Title : DP1.4_RE-DRIVER	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
A2	AM4		R1.00
Date	Thursday, March 05, 2020		Sheet 45 of 127



modify for X470-PRO:
LPC clock 参考X370-F
GAMING

Connect LPC clock 1 to LPC devices that are powered in S0.
Connect LPC clock 0 to LPC devices that are powered in S5 only if the integrated microcontroller (IMC) is enabled.




AI1315 SPI POWER CONTROL

CoreType 1	CoreType 0	SPI/Enhanced SPI ROM Interface PIN Descriptions
Type 1	1	+1.8VSB
Type 2	1	+1.8V
Type 3	1	+1.8VSB
Type 4	1	+1.8V
Type 5	1	+1.8VSB
Type 6	1	+1.8V


<Variant Name>

		Title : AM4-16	
ASUSTek Computer Inc.		Engineer:	Elainex_Li
Size A2	Project Name AM4		Rev 0.01
Date: Tuesday, March 03, 2020		Sheet 47 of 127	






HDMI I2C clk&Data Levelshift




兩顆2N7002含DUAL 7002 For Cost

0402 0201



Del for EMS





(33)	H_HDMI_TXDP2_C	>>	/HDMI	NC11	1	2	0.1UF/16V	H_HDMI_TXDP2	H_HDMI_TXDP2_R
(33)	H_HDMI_TXDN2_C	>>	/HDMI	NC12	1	2	0.1UF/16V	H_HDMI_TXDN2	H_HDMI_TXDN2_R
(33)	H_HDMI_TXDP1_C	>>	/HDMI	NC13	1	2	0.1UF/16V	H_HDMI_TXDP1	H_HDMI_TXDP1_R
(33)	H_HDMI_TXDN1_C	>>	/HDMI	NC14	1	2	0.1UF/16V	H_HDMI_TXDN1	H_HDMI_TXDN1_R
(33)	H_HDMI_TXDP0_C	>>	/HDMI	NC15	1	2	0.1UF/16V	H_HDMI_TXDP0	H_HDMI_TXDP0_R
(33)	H_HDMI_TXDN0_C	>>	/HDMI	NC16	1	2	0.1UF/16V	H_HDMI_TXDN0	H_HDMI_TXDN0_R
(33)	H_HDMI_TXCP_C	>>	/HDMI	NC17	1	2	0.1UF/16V	H_HDMI_TXCP	H_HDMI_TXCP_R
(33)	H_HDMI_TXCN_C	>>	/HDMI	NC18	1	2	0.1UF/16V	H_HDMI_TXCN	H_HDMI_TXCN_R

H_HDMI_TXDP2_R	<<	H_HDMI_TXDP2_R	(46)
H_HDMI_TXDN2_R	<<	H_HDMI_TXDN2_R	(46)
H_HDMI_TXDP1_R	<<	H_HDMI_TXDP1_R	(46)
H_HDMI_TXDN1_R	<<	H_HDMI_TXDN1_R	(46)
H_HDMI_TXDP0_R	<<	H_HDMI_TXDP0_R	(46)
H_HDMI_TXDN0_R	<<	H_HDMI_TXDN0_R	(46)
H_HDMI_TXCP_R	<<	H_HDMI_TXCP_R	(46)
H_HDMI_TXCN_R	<<	H_HDMI_TXCN_R	(46)



N_HDMI_SCL	<<	N_HDMI_SCL	(46)
N_HDMI_SDA	<<	N_HDMI_SDA	(46)
N_HDMI_HPLUG_DET	<<	N_HDMI_HPLUG_DET	(46)

Del for EMS



(6,33,80)

H_THERMTRIP#



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Thursday, March 05, 2020	Sheet 52 of 127


BACK IO LAN_U32G2_3,U32G2_C4

(94) S_USB3D1_OC#3

(100) S_USB3D1_OC#4

BACK IO U32G2_56

(94) S_USB3_OC#56




Vinafix.com

<Variant Name>

		Title : Patch For USBOC	
ASUSTEK COMPUTER INC		Engineer:	
Size A4	Project Name		Rev 0.0
Date: Thursday, March 05, 2020	Sheet 53 of 127		

GPP Port	CLK	CLKREQ#
GPP_TX/RX[0]	GPP_CLKP/N0	GPP_CLKREQ0N
GPP_TX/RX[1]	GPP_CLKP/N1	GPP_CLKREQ1N
GPP_TX/RX[2]	GPP_CLKP/N2	GPP_CLKREQ2N
GPP_TX/RX[3]	GPP_CLKP/N3	GPP_CLKREQ3N
GPP_TX/RX[4]	GPP_CLKP/N4	GPP_CLKREQ4N/DEVSLP4
GPP_TX/RX[5]	GPP_CLKP/N5	GPP_CLKREQ5N/DEVSLP5
GPP_TX/RX[6]	GPP_CLKP/N6	GPP_CLKREQ6N/DEBUB16
GPP_TX/RX[7]	GPP_CLKP/N7	GPP_CLKREQ7N/DEBUG17
GPP_TX/RX[8]	GPP_CLKP/N8	GPP_CLKREQ8N/DEBUB18
GPP_TX/RX[9]	GPP_CLKP/N9	GPP_CLKREQ9N/DEBUB19

Pin Name	Type	Voltage	Functional Description	Variant		
				A	C	D
GPP_CLKP[5:0]	A-O	VCC33	General purpose PCIe 5.0 clock output positive	X	X	X
GPP_CLKN[5:0]	A-O		General purpose PCIe 5.0 clock output negative	X	X	X
GPP_CLKP[9:6]	A-O		General purpose PCIe 9.6 clock output positive		X	X
GPP_CLKN[9:6]	A-O		General purpose PCIe 9.6 clock output negative	X	X	
GPP_CLKREQ[3:0]N	OD		General purpose clock request 3:0 (No Internal Pull)	X	X	X
GPP_CLKREQ[5:4]DE VSLP[5:4]	OD		General purpose clock request 5:4 (No Internal Pull)	X	X	X
GPP_CLKREQ[9:6]N/D EBUG[19:16]	OD		General purpose clock request 9:6 (No Internal Pull)		X	X











Table 22. Recommended Operating Conditions

Symbol	Parameter	Min	Typical	Max	Units	Max Current Design
VCC33	Normal power supply	3.0	3.3	3.6	V	200 mA
VCC25	Normal power supply	2.25	2.5	2.75	V	900 mA
VDD105	Normal power supply	1.00	1.05	1.1	V	5.5 A
VSUS33	Suspend power supply	3.0	3.3	3.6	V	70 mA
VSUS105	Suspend power supply	1.00	1.05	1.1	V	50 mA
T _j	Operating junction temperature	0	25	90	°C	–
T _c	Operating case temperature	–	25	85	°C	–

Table 17. Power/Ground Pins

Pin Name	Voltage/GND	GND Reference	S* State	Description
VCC25	2.5 V	GNDA	S0 Note 1	PHY power
VCC33	3.3 V	GND	S0 Note 1	Digital I/O power
VDD105	1.05 V	GND	S0 Note 1	Core Logic power
VSUS33	3.3 V	GNDA	S0/S3/S4/S5	Suspend power
VSUS105	1.05 V	GNDA	S0/S3/S4/S5	Suspend power
EFUSE_PWR	2.5 V	GND	S0	EFUSE power (Recommend to pull down or leave float on PCB)
GND	Ground			Ground for core logic and digital I/O
GNDA	Ground			Ground for PHYs

Note 1: For systems supporting Modern Standby this rail must be supplied while the device in the S3 equivalent alternative sleep state.




<Variant Name>



ASUS		Title : PROMONTORY2019(PWR)	
ASUSTek COMPUTER INC.		Engineer:	
Size A3	Project Name AM4	Rev 1.00	
Date: Tuesday, March 03, 2020	Sheet	50	of 127

APU SIDE


Place near SIO

SIO SIDE





DIMM_A2_STAR
ASTERISK
/X




黑色:12002-00078700
灰色:12002-00078800

VDDSPD


D4_SMBDATA_MAIN
D4_SMBCLK_MAIN

灰色:12002-00078800



DDR4_DIMM_288P
12002-00078700

HR142, HR143



DDR4_DIMM_288P
12002-00078800



Title : AM4-10

ASUSTek Computer Inc.

Engineer: ElaineLi_Li


Size A3

Project Name AM4

Rev 0.01

Date: Thursday, March 05, 2020

Sheet 40 of 127




SATA6G_12
SATA_CON_14P
12015-00101400
s_sata_14p_50_2hold_ra_h571

Dark Gray


ROG STRIX : 黑色12015-00101900

TUF GAMING
: 灰色12015-00101400



SATA6G_34
SATA_CON_14P
12015-00101400
s_sata_14p_50_2hold_ra_h571

Dark Gray




SATA6G_56
SATA_CON_14P
12015-00101400
s_sata_14p_50_2hold_ra_h571


Dark Gray

Vinafix.com




PIEX1_2




For Slot2



Vinafix.com








PCIE/SATA_SEL_Q	Function	
L	N_in to N_outa	M.2_2
H	N_in to N_outb	SATA6G_5&_6

BIOS chose by M.2_2 PRSNT#

Default



3.3V for 1440 new version
1.8V for 1440 old version



RTL8111H/L8200A Circuit

A. Modify PCIE Reset Signal Net Name by Project

B. Modify L1U1 Part Number by Project

C. Choose Wake-up Signal Circuit by Project


D. Delete CLKREQ#_LAN1 if not need

E. Choose L1_ISOLATE# Circuit by Project

F. Modify +3V to +3V_S0IX if support Intel S0IX

C.1

PCIE Wake & SIO Wake co-lay
If support Deep S4/S5 wake-up, must mount SIO Wake



C.2


E.1

E.2




please select
pcie port which
can be separate
disabled

L1_ISOLATE# GPIO select:
1. could be GPI & GPO both, default GPI (no internal pull-down/pull-high resistor)
2. main power plane or stand by power plane, 3V tolerance
3. GPI to enable Realtek LAN
4. GPO low to disable Realtek LAN




STANDARD CIRCUIT	
Y000	LAN
SZ_IG_LAN_1-1A	
LOGO_HD_DEMO_LAN	

BOM	S3/S4/S5 wake-up from PCIE Wake	S3/S4/S5/Deep S4/Deep S5 wake-up from SIO Wake
/LAN1_PCIE_WAKE	mount	unmount
/LAN1_SIO_WAKE	unmount	mount




RTL8111H : 06112-00030200
L8200A : 06112-00430000

1. Modify AU1 Part Number by Project
2. Modify IO Power by Project
3. Delete A_EAPD if not need



4. Delete A_SPDIFO_HEADER if not need
5. Delete A_SPDIFO_OPTICAL if not need
6. Delete Side Surround for Rear 3 Jacks or 5Jacks

7. Delete CEN/LFE & Surround for Rear 3 Jacks
8. Block 8,9, select one of them according if support s0ix



1. Choose Jack Detect Circuit by Codec,block 1,2,3
2. Choose LOUT DIP CAP Type by Codec & Project,block 4,5,,6
3. Choose LOUT Circuit with De-POP/Switch or not by Project,block 7,8
4. Modify ACE1, ACE2 Part Number by Project
- 5 if you use 1220 ,Modify AC1,AC2,AC3, AC4, ,AC5,AC6, AC7, AC8, AC9, AC10 Part Number to varistor and Optional to N/A
6. Choose CEN/LFE & Surround CAP Type by Project,Block 9,10
- 7 If choose DIP CAP, modify ACE5, ACE6, ACE7, ACE8 Part Number by Project
8. For Gamer/Gaming Project, Line In use DIP CAP ACE11, ACE12 replace AC17, AC18

10UF

elna cap

4

(73) A_LOUT_L_C >> ACE1 1 2 10UF/10V
(73) A_LOUT_R_C >> ACE2 1 2 10UF/10V
1 2 11011-00065000
1 2 11011-00065000

with AMP/De-POP/Switch

7

(77) A_LOUT_L_A >> AC3 1 2 100PF/50V
(77) A_LOUT_R_A >> AC4 1 2 100PF/50V
(77) A_LOUT_L_L << N/A
(77) A_LOUT_R_L << N/A
07V200402020
07V200402020
A_GND

6

(73) A_LINE_L_C >> AC17 2 1 10UF/6.3V
(73) A_LINE_R_C >> XSR AC18 2 1 10UF/6.3V
XSR mbs_c0805
XSR mbs_c0805
A_LINE_L_L
A_LINE_R_L

8

(73) A_MIC1_L_C >> AC19 2 1 4.7UF/6.3V
(73) A_MIC1_R_C >> XSR AC20 2 1 4.7UF/6.3V
XSR mbs_c0603
XSR mbs_c0603
A_MIC1_L_L
A_MIC1_R_L

(73) A_VREF_MIC1_L >> 1 2.7KOH
(73) A_VREF_MIC1_R >> 3 2.7KOH
ARN201A
ARN201B
Place near Codec

(73) A_CEN_C >> ACE5 2 1 10UF/6.3V
(73) A_LFE_C >> ACE6 2 1 10UF/6.3V
XSR mbs_c0805
XSR mbs_c0805
A_CEN_L
A_LFE_L

10

(73) A_SURR_L_C >> ACE7 2 1 10UF/6.3V
(73) A_SURR_R_C >> XSR ACE8 2 1 10UF/6.3V
XSR mbs_c0805
XSR mbs_c0805
A_SURR_L_L
A_SURR_R_L

SMD CAP

AL3 1 2 75Ohm
A_LOUT_L_L mbs_r0603 A_LOUT_L
A_LOUT_R_L AL4 1 2 75Ohm
mbs_r0603 A_LOUT_R

AL1 1 2 75Ohm
AL2 1 2 75Ohm
mbs_r0603
mbs_r0603
A_LINE_L
A_LINE_R
AC1 100PF/50V
AC2 100PF/50V
11V232101630
11V232101630
A_GND


AL5 1 2 /X
AL6 1 2 /X
mbs_r0603
mbs_r0603
A_MIC1_L
A_MIC1_R
AC5 100PF/50V
AC6 100PF/50V
11V232101630
11V232101630
A_GND

AL7 1 2 75Ohm
AL8 1 2 75Ohm
mbs_r0603
mbs_r0603
A_CEN
A_LFE
AC7 100PF/50V
AC8 100PF/50V
11V232101630
11V232101630
A_GND

AL9 1 2 75Ohm
AL10 1 2 75Ohm
mbs_r0603
mbs_r0603
A_SURR_L
A_SURR_R
AC9 100PF/50V
AC10 100PF/50V
11V232101630
11V232101630
A_GND

(73) A_SENSE_A << AR2 1 2 5.1KOhm A_ID_LOUT
AR3 1 2 10KOhm A_ID_LINTE
AR4 1 2 20KOhm A_ID_LOUT
AR5 1 2 39.2KOhm A_ID_MIC1
A_ID_SCURR

(73.74) A_SENSE_B << AR7 1 2 10KOhm A_ID_CNL



Audio CAP using rule,pls change all dip
caps partnumber according bellow rule

Z390,B450 ROG / Strix series	Nichicon
Z390,B450 PRIME / TUF Series	ELNA
Intel H310,H310C,H110&AMD A320 series	Chemicon
other chipsets except above series	Nichicon

```
DIP CAP
EL 10U : 11G040822620
PL 10U : 11V090106207

Taping DIP CAP
Chemicon 10U T: 11011-00064100
Elan 10U: 11011-00065000
Nichicon 10U T: 11011-00066200
```

DIP CAP
EL 100U : 11V040107321
PL 100U : 11031V0001F000

Taping DIP CAP
Chemicon 100U T: 11011-00024100
Elan 100U :11011-00025000
Nichicon 100U T: 11011-00026200

AC1, AC2, AC3, AC4, AC5,
AC6, AC7, AC8, AC9, AC10
100PF : 11V232101630
Varistor: 07V200402020

Taping DIP CAP
PL 100U T:11031V0001F400





<Variant Name>


		Title : 5 Jacks	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size Custom	Project Name AUDIO Demo Circuit	Rev 0.0	
Date: Thursday, March 05, 2020		Sheet 75	of 127

De-POP Circuit



1. Choose De-POP Circuit by Project
2. Choose Resistor over GAP Circuit by Project
3. select Support s0ix or not support s0ix

for ACE1 & ACE2 use 10UF




















Layout to D603




預留 follow 台北



DP



- A. Choose PANEL/F_PANEL Signal ESD Solution by Project
- B. Choose PANEL/F_PANEL Circuit + Chassis Interder Circuit by Project
- C. Choose Chassis/Interder Signal connect to SIO or Chipset by Project
- D. Choose SPEAKER Header Circuit + BUZZER Circuit by Project
- E. Choose PLED Circuit by Project
- F. Choose PLED control by SIO or Chipset
- G. If use Memory Power control PLED, check Memory Power Net Name
- H. Modify Part Number of PANEL/F_PANEL/SPEAKER Header by Color



for AMD Platform

PLACE NEAR PANEL or PANEL

SOM	need SPEAKER	no SPEAKER
SPEAKER_IPW	present	unpresent


SOM	need BUZZER	no BUZZER
BUZZER	present	unpresent

SOM	need CHAIRSIS	no CHAIRSIS
CHAIRSIS	present	unpresent


- O_PLEDIS_FLED: GPIO select**
 1. GPIO with blink function, default: GPIO (no internal pull-down resistor)
 2. stand by power plane, 2V tolerance
 3. Porting Guide: default keep GPIO, enable blink 0.5Hz or 1Hz function when enter S3
 details: blink function set high to 0Hz when resume from S3

		Title : PANEL
ALUSTON COMPUTER INC.		Engineer: SZ Design IP
File Custom	Project Name Super I/O Demo Circuit	
Custom	0.0	

20 Pin PANEL including
Chassis Inturder (mount)




CHASSIS INTRUDER built in Front Panel



ERP Circuit


- A. Choose ERP Circuit by Project
- B. OR764, OR765 choose Short-Pin, Resistor or delete by Project

A.3



BOM	no SIO ERP & SIO DSW	SIO ERP	SIO DSW
/NO_EUP	mount	unmount	unmount
/EUP	unmount	mount	mount
/NO_SIODSW	mount	mount	unmount
/SIODSW	unmount	unmount	mount

B.2




USBPWR_SW# Circuit for Nuvoton SIO GPIO

A. Choose USBPWR_SW# Circuit by Project

B. Modify PWROK Signal Name by Project

A.1

+5VSB_DUAL default no power, reserve USB Inrush Circuit



A.3

+5VSB_DUAL default power on, mount USB Inrush Circuit

USBPWR_SW# GPIO select:

1. could be GPI & GPO both, default GPI (no internal pull-down/pull-high resistor)
2. stand by power plane, 3V tolerance

A.2

+5VSB_DUAL default no power

A.4


+5VSB_DUAL default power on, don't need GPIO control

<Variant Name>


A. Move Debug LED Signal Off-Page Net Name to SIO IC Page

AUTO POWER ON PATCH Circuit

C.1





<Variant Name>




GEN3 (GEN3本體+GEN4耳扣) 一般slot:12003-00381400

ROG STRIX: 12003-00039700 (黑色 鐵殼 亮線)
TUF GAMING: 12003-00039400 (灰色 鐵殼 亮線)




USB2 Header

HUB USB




USB2 Header


HUB USB







place near Chipset






place near Chipset



place near Chipset




<Variant Name>




BACK LAN_USB56

Reserve Location (Single RES)




Delete it for EMS

ESD Diode



Delete it for EMS





ESD Diode



<Variant Name>

BACK IO U32G2_3


Reserve Location (Single RES)




<Variant Name>

PT PORT U32G1_78

REDRIVER



Reserve Location (RES A)



<Variant Name>

		Title :	USB3 Port
ASUSTEK COMPUTER INC		Engineer:	Kell_Huang
Size	Project Name	Chipset USB Demo Circuit	
A3		Date	Thursday, March 05, 2020
		Sheet	98 of 127

One USB 3.x Ports to One Type-C Connector/USB 3.1 Front Header Circuit_1

A. If don't need use or reserve Power Switch to control Type-C Connector Power, delete this block

B. Choose Single Port OC# Signal Circuit Type

C. Modify OC# Signal Net Name by Project


D. Choose DIP CAP Type

E. Modify Part Number of UCCE3 by Project


B.1

B.2

D.1









D.2




BOM	Type-C with Power Switch	Type-C with Poly Switch
/CSU3DxTC-3	mount	mount
/CSU3DxTC-3/Power Switch	mount	unmount
/CSU3DxTC-3/Poly Switch	unmount	mount

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 03, 2020	Sheet 54 of 127



Manufacturer's suggested U27R1 680 OHM




06039-00160200 C.S GL852G-OHY60

06039-00160000 C.S GL852G-OHG5A

02G730001401 C.S GL852G-OHG12

Select one to delete the other
SMD CRYSTAL



<Variant Name>

ASUS		Title : GL852	
ASUSTEK COMPUTER INC		Engineer: sky_tang	
Size A3	Project Name USB2 HUB Demo Circuit	Date: Tuesday, March 17, 2020	Rev 0.1B
Sheet 103 of 127			


Table 1. GPP Configurations (Group 0-2)

Configuration	Group 0			
	LANE0	LANE1	LANE2	LANE3
0	X 1	X 1	X 1	X 1
1	X 2		X 1	X 1
2	X 1	X 1	X 2	
3	X2		X 2	
4	X 4			
Configuration	Group 1			
	LANE4	LANE5	LANE6	LANE7
0	X 1	X 1	X 1	X 1
1	X 2		X 1	X 1
2	X1	X1	X2	
3	X2		X2	
4	X 4			
Configuration	Group 2			
	LANE8	LANE9		
0	X1	X1		
1	X2			


Lanes shared between PCIe and SATA.
Either all are used as PCIe or all are used as SATA;
no mix and match.

Table 10. General Purpose PCI Express® Interface

Pin Name	Type	Voltage	Functional Description	Variant		
				A	C	D
GPP_RXP[3:0]	A-I	VDD105 VCC25	General purpose PCIe® Lane 3:0 receive positive	X	X	X
GPP_RXN[3:0]	A-I		General purpose PCIe Lane 3:0 receive negative	X	X	X
GPP_TXP[3:0]	A-O		General purpose PCIe Lane 3:0 transmit positive	X	X	X
GPP_TXN[3:0]	A-O		General purpose PCIe Lane 3:0 transmit negative	X	X	X
GPP_RXP[5:4]/SATA_RXP[5:4]	A-I		General purpose PCIe Lane 5:4 receive positive	X	X	X
GPP_RXN[5:4]/SATA_RXN[5:4]	A-I		General purpose PCIe Lane 5:4 receive negative	X	X	X
GPP_TXP[5:4]/SATA_TXP[5:4]	A-O		General purpose PCIe Lane 5:4 transmit positive	X	X	X
GPP_TXN[5:4]/SATA_TXN[5:4]	A-O		General purpose PCIe Lane 5:4 transmit negative	X	X	X
GPP_RXP[9:6]	A-I		General purpose PCIe Lane 9:6 receive positive		X	X
GPP_RXN[9:6]	A-I		General purpose PCIe Lane 9:6 receive negative		X	X
GPP_TXP[9:6]	A-O		General purpose PCIe Lane 9:6 transmit positive	X		X
GPP_TXN[9:6]	A-O		General purpose PCIe Lane 9:6 transmit negative		X	X



SMD Crystal




Crystal Intel在使用的用料

©Variant Name


USB 3.2 G2 (10 Gbps)	USB2.0	USB_OC
USB_SSP_TX/RX[0]	USB_HSDP/N[0]	USB_OC0N
USB_SSP_TX/RX[1]	USB_HSDP/N[1]	USB_OC1N
USB 3.2 G1 (5 Gbps)	USB2.0	USB_OC
USB_SS_TX/RX[0]	USB_HSDP/N[2]	USB_OC2N
USB_SS_TX/RX[1]	USB_HSDP/N[3]	USB_OC3N
	USB_HSDP/N [4]	USB_OC4N
	USB_HSDP/N [5]	USB_OC5N
	USB_HSDP/N [6]	USB_OC6N
	USB_HSDP/N [7]	USB_OC7N
	USB_HSDP/N [8]	USB_OC7N
	USB_HSDP/N [9]	USB_OC7N



DPAK MOS 9 mohm



DPAK MOS 9 mohm



NIKO DPAK 9mohm: 07005-00380000

Title <Title>			
Size A	Document Number <Doc>		Rev <RevCode>
Date: Friday, April 10, 2020	Sheet 105	of 127	



Title : EEPROM/SMBus/USB

ASUSTek Computer Inc.

Engineer: Tom Yang

Size

Project Name

Rev

Custom

Standard Circiut


0.5A

Date: Tuesday, March 03, 2020

Sheet 107 of 127

<Variant Name>

		Title : ALC210	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size Custom	Project Name AUDIO Demo Circuit		Rev 0.0
Date: Tuesday, March 03, 2020		Sheet 109 of 127	



A

with R

1.5mm without R

2mm without R

2.5mm without R

3mm without R

3.5mm without R

4mm without R

4.5mm without R

5mm without R

5.5mm without R






6mm without R



ASUS PCB Logo Circuit

- A. Choose ASUS Logo by Project
- B. Choose KCC Logo by Project

- C. Choose Model Name text size by Project
- D. Keep or remove NEED_COMP_SILK by Project



B

KCC R-R 10mm



KCC Logo R-R



KCC Logo R-C



C

Model Name on PCB Bottom Side

Size 2 for Motherboard



Size 4 for Add-on Card

<Variant Name>

		Title : PCB Logo	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size	Project Name	Rev	
Custom	Silkscreen Demo Circuit	1.1A	
Date:	Friday, April 10, 2020	Sheet	111 of 127

Delete it for EMS

圓形光學點

LayoutRD 會依空間大小，
擺放大顆或小顆光學點；
所以兩種光學點都需畫入線路中，
最後再做刪除。

大顆光學點

小顆光學點


Delete it for EMS

十字光學點

LayoutRD 會依空間大小，
擺放大顆或小顆光學點；
所以兩種光學點都需畫入線路中，
最後再做刪除。

大顆光學點

小顆光學點



<Variant Name>




ATX Screw Hole Circuit

- A. Connect H3 to GND or A_GND by Project
- B. Choose Bottom Side Silkscreen of H20, H21 & H22 by Project
- C. Choose H7, H8, H9 by Project

B.1

B.1

H20, H21 & H22 without Bottom Side Silkscreen



ATX Screw Select		
	Standard (12 x 9.6)	Scale down (12 x <9.6)
H1	V	V
H2	V	V
H3	V	V
H4	V	V
H5	V	V
H6	V	V
H7	V	X
H8	V	X
H9	V	X
H20	V	V
H21	V	V
H22	V	V

SPI TPM Circuit

- A. Del SPI TPM Header if don't need
- B. Modify Part Number of SPI TPM Header by Color
- C. Del Onboard SPI TPM IC if don't need
- D. Modify Onboard SPI TPM IC's Part Number by Project
- E. If have 2nd BIOS Flash, connect 2nd BIOS Flash's CS# signal to SPI_TPM Header Pin 5
- F. Check +VCC_SPI_TPM should have the same power source with SPI Controller
- G. Check pull high power of S_SPI_TPM_IRQ# by Project
- H. Modify Onboard SPI TPM IC Pin18's BOM by Project



BOM	TMR22	TMQ22, TMR25 & TMR26
+VCC_SPI_TPM use 3V level Power S_SPI_TPM_IRQ# use 3V level Pin	mount	unmount
+VCC_SPI_TPM use 1.8V level Power S_SPI_TPM_IRQ# use 1.8V level Pin	mount	unmount
+VCC_SPI_TPM use 3V level Power S_SPI_TPM_IRQ# use 1.8V level Pin	unmount	mount
+VCC_SPI_TPM use 1.8V level Power S_SPI_TPM_IRQ# use 3V level Pin	unmount	mount

I. Modify Onboard SPI TPM IC Pin17's BOM by Project

BOM	TMR21	TMQ21, TMR23 & TMR24
+VCC_SPI_TPM use 3V level Power PLTRST# use 3V level signal	mount	unmount
+VCC_SPI_TPM use 1.8V level Power PLTRST# use 1.8V level signal	mount	unmount
+VCC_SPI_TPM use 3V level Power PLTRST# use 1.8V level signal	unmount	mount
+VCC_SPI_TPM use 1.8V level Power PLTRST# use 3V level signal	unmount	mount


J. Check Off-page Signals & Power Net Name by Project

K. SPI Bus Trace length of SPI TPM Header & SPI TPM Card is 618 mils as below



BOM	SPI TPM Header	Onboard SPI TPM
/SPI TPM	mount	mount
/X	unmount	unmount
/SPI TPM HEADER	mount	unmount
/SPI TPM IC	unmount	mount

A




BOM	LPC TPM Header	Onboard LPC TPM
N/A	mount	mount
/X	unmount	unmount
/LPC TPM HEADER	mount	unmount
/LPC TPM IC	unmount	mount

- LED Driver對LED内部的Net
- LED Driver需連接外部的Net
- 根據ID規格可更換其他功能的Pin腳
- 依據Intel/AMD平台修改Power net
- 依據ID規格/空間，刪減LED組數/顆數/Header
- 註解


Addressable Header(支援1組)

第1組


ADD LED Power




Addreesable LED Header



ADD訊號接雙向LV5



ADD訊號接pu high (預設上件)



20190312修改

20190219修改

ADD_HEADER 反白文字面

(請依主機板類型選擇對應的文字面)

Channel /TUF Gaming

EX:DLX, -A, B350 Tuf

ADD_GEN2_T1

ADD_GEN2_K3

ADD_GEN2_K3

temp_M01_000418

/X/6K7750

+5V D

ADD GEN 2

Vinafix.com

<Variant Name>

		Title : ADD_Header	
ASUSTek Computer Inc.		Engineer: Kaizer_Luo	
Size Custom	Project Name	LED Standard Circiut	Rev 1.0
Date: Thursday, March 05, 2020		Sheet 119 of 127	

預留M.2的SMBUS接至SIO的Pin51、Pin52

(支援未來有AURA的M.2 Device)

LED Driver對LED內部的Net


依據Intel/AMD平台修改Power net

LED Driver需連接外部的Net

依據ID規格/空間，刪減LED組數/顆數/Header

根據ID規格可更換其他功能的Pin腳

註解



若有1個或2個M.2 connector
請各預留pu high1.8V電阻在M.2端的pin40/42/44

<Variant Name>


		Title : M.2_SMBUS	
ASUSTek Computer Inc.		Engineer: Kaizer_Luo	
Size Custom	Project Name LED Standard Circiut		Rev 1.0
Date: Thursday, March 05, 2020	Sheet	122 of 127	

<Variant Name>


		Title : M.2 Key E	
ASUSTeK COMPUTER INC		Engineer:	Likes_Li
Size A2	Project Name M.2 Key E		Rev 0.4A
Date: Tuesday, March 03, 2020		Sheet	123 of 127

heatsink thermal symbol

MN HS




MW HS



M2 HS

PCH HS



TUF B450M PRO GAMING MOS HS

Vinafix.com

<Variant Name>








		Title :	HEAT SINK
ASUSTeK COMPUTER INC		Engineer:	KENNY_CHEN
Size	Project Name		Rev
A3	Z87-PRO		R1.02A



EMI: 0.1uF: ESDUC4, ESDUC5, ESDUC31, GC26, GQ48BC1, GQ50AC1, EMC7, EMC16, ESDUC34






擺放在differential信號換層處




Vinafix.com

Title			
<Title>			
Size	Document Number		
A3	<Doc>		
Date:			Rev
Tuesday, April 07, 2020			<RevCode>
Sheet	126	of	127




<Variant Name>

		Title : PROMONTORY2019(GND)	
ASUSTek COMPUTER INC.		Engineer:	
Size A3	Project Name AM4	Rev 1.00	
Date: Tuesday, March 03, 2020		Sheet	60 of 127



GPP Group 0 (Lanes 3:0)			
PM_GPIO_R7	PM_SPI_SDO	PM_SPI_SCK	Function
1	1	1	1 PCIe x4
0	1	1	1 PCIe x2 + 1 PCIe x2
0	1	0	1 PCIe x2 + 2 PCIe x1
0	0	1	2 PCIe x1 + 1 PCIe x2
0	0	0	4 PCIe x1
Others:Reserved			


PCIEX4與PCIEX1切换



GPP Group 1 (Lanes 7:4)			
PM_GPIO_R8	UART_TX	PM_SPI_SDI	Function
1	1	1	1 PCIe x4
0	1	1	1 PCIe x2 + 1 PCIe x2
0	1	0	1 PCIe x2 + 2 PCIe x1
0	0	1	2 PCIe x1 + 1 PCIe x2
0	0	0	4 PCIe x1
Others:Reserved			

PM_GPIO_R8 can work only when PM_GPIO_R4 strap = 0.


PM_GPIO_R4	Function
1	GPP / Clock buffer clock source from APU_CLKP/N
0	GPP / Clock buffer clock source from Crystal



Test mode enable	
PM_TESTEN	Function
1	Test mode
0	Function Mode


Debug mode enable	
PM_DEBUG_ENABLE	Function
1	Debug mode
0	Function Mode

Debug mode		
PM_TCK	PM_TDO	Function
1	1	Debug signal group 3 output
1	0	Debug signal group 2 output
0	1	Debug signal group 1 output
0	0	Debug signal group 0 output



USB SSC Enable	
PM_GPIO_R5	Function
1	USBC SSC disable
0	USBC SSC enable


SATA SSC Enable	
PM_GPIO_R6	Function
1	SATA SSC disable
0	SATA SSC enable




GPP Group 2 (Lanes 9:8)	
PM_GPIO_R15	Function
1	1 PCIe x2
0	2 PCIe x1

PCIe/SATA combo mode select (GPP[5:4]/SATA[5:4])	
PM_I2DET	Function
1	PCIe mode
0	SATA Mode


PM_GPIO_R7	PM_GPIO_R7	(58)
PM_SPI_SDO	PM_SPI_SDO	(58)
PM_SPI_SCK	PM_SPI_SCK	(58)
PM_GPIO_R4	PM_GPIO_R4	(58)
PM_GPIO_R8	PM_GPIO_R8	(58)
PM_UART_TX	PM_UART_TX	(58)
PM_SPI_SDI	PM_SPI_SDI	(58)
PM_GPIO_R15	PM_GPIO_R15	(58)
PM_I2DET	PM_I2DET	(55,67)
PM_TESTEN	PM_TESTEN	(58)
PM_DEBUG_ENABLE	PM_DEBUG_ENABLE	(58)
PM_TCK	PM_TCK	(58)
PM_TDO	PM_TDO	(58)
PM_GPIO_R5	PM_GPIO_R5	(58)
PM_GPIO_R6	PM_GPIO_R6	(58)




PIEX1_1








For Slot1




PIEX1_3




For Slot3











PCIEE_X4/X2#_SEL	Function	
L	N_in to N_outa	X1+X1*3
H	N_in to N_outb	PCIEE_X4

BIOS chose by PCIE PRSNT#





Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Tuesday, March 03, 2020	Sheet 69 of 127

LAN1 Power Circuit

- A. Choose LAN1 Power Solution by Project
- B. Modify BOM Optional by Project

A.3

0 Ohm Resistor for with Deep S4/S5 wake up

The diagram shows three power pins: +3VSB, +3VSB_LAN1, and +3VSB_ATX. Between +3VSB and +3VSB_LAN1, there is a 0 Ohm resistor (labeled B) and a footprint L1R88 (mbs_r0603). Between +3VSB_LAN1 and +3VSB_ATX, there is another 0 Ohm resistor (labeled B) and a footprint L1R89 (mbs_r0603). The resistors are represented by zigzag lines with '1' and '2' at the ends.

Optional	not support Deep S4/S5 wake up	support Deep S4/S5 wake up
L1R88	N/A	/X
L1R89	/X	N/A

Vinafix.com

<Variant Name>

LAN1 POE Connector Circuit


A. Choose LAN Connector by Project

B. Modify LAN Connector Part Reference by Project

C. Modify USB Power Net Name by Project

D. Modify USB Signal Net Name by Project


E. Choose EMI CAP Circuit by LAN




LAN POE Connector built in Transformer

A.1


E.2



Delete it for EMS




A.2



A.4

A.3




<Variant Name>

AAFP Circuit

1. Choose AAFP Header Circuit by Codec, and change AAFP part number by your request, block 6, 7, or 8
2. Choose HP Circuit with or without AMP/De-POP/Switch by Project, block 1, 2, 3, 4
3. Modify ACE9, ACE10 Part Number by Project
4. IF you use 1220, AC13, AC14, AC15, AC16 option must change to N/A and change part number to varistor
5. Modify ARN202 value to 4.7k if you use 887, block 5
6. For Gamer Project with ALC1150, AL13, AL14 change to 470Ohm
7. change AC37, AC38 part number if you have AMP, block 6

for ALC887-VD2/ALC892/ALC1150/ALC1220X




DIP CAP
EL 100U : 11V040107321
PL 100U : 11031V0001F000

AL13, AL14
75 Ohm: 10V213750010
47 Ohm: 10V213470010

AC13, AC14
100PF : 11V232101630
Varistor: 07V200402020

Taping DIP CAP
Chemicon 100U T: 11011-00024100
Elan 100U : 11011-00025000
Nichicon 100U T: 11011-00026200


Taping DIP CAP
PL 100U T: 11031V0001F400



ARN202 change to 4.7K Ohm for ALC887-VD2

AAFP

for ALC887-VD2/ALC892




Delete it for EMS

Audio GAP & Power Circuit

1. Choose Resistor & Capacitor over GAP Circuit by Project
2. Keep or delete Audio Power LDO Circuit by Project
3. Modify APCE4 Part Number by Project

40 mils Gap for XU



Vinafix.com

BOM	Audio Power from 5VSB	Audio Power from 12V LDO 5V
/AUDIO_PWR_5VSB	mount	unmount
/AUDIO_PWR_LDO	unmount	mount

<Variant Name>

SPDIF

1. select block 1,2, or 3 by project

Vinafix.com

SPDIF Header

3

<Variant Name>

		Title : SPDIF	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size A	Project Name AUDIO Demo Circuit		Rev 0.0
Date: Wednesday, March 04, 2020		Sheet 78 of 127	

A Delete LPC Bus Signal Pull High Resistor if not needed
 B Choose RMR8T8T Circuit by Project
 C Choose 32.768KHz Crystal by Project
 D Choose Pin 99 THERMISTOR/CASE/OPENR circuit by Project
 E Choose Pin 73 PSB_34B/CASE/OPENR circuit by Project, could not NC or unused
 F Delete LPT Port Signal if not needed
 G Delete COM1 Port Signal if not needed, but keep Stopping Pin Signal
 H Delete COM2 Port Signal if not needed, but keep Stopping Pin Signal
 I SVBS B SVBS2 Dual Power Control for SVBS B SVBS2_DUAL Power Control Signals Circuit, but delete SVBS2 Block by Project
 J SVBS B Pin 64, 65, 66 used as SVBS B SVBS2_DUAL Power Control Signals Circuit

Design Project	SVBS_CVT_0xM1	SVBS_CVT_0xM0
Pin 98	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 99	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 100	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 101	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 102	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 103	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 104	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output
Pin 105	SVBS2_0xM0: Input/Output	SVBS2_0xM0: Input/Output

- 1. Modify PINA INP/PMW/GPIO Signal by Project
 - If MDS PA is FAN or GPIO, remove pull up resistor C0R44AA/C0R44AD, but keep MDS PA resistor C0R44AA/C0R44AD pull up resistor
 - If MDS PA is FAN or GPIO, remove pull up resistor C0R44AA/C0R44AD, but keep R8B signal default pull up high with resistor to maintain power
- 2. Modify VIN Signal by Project
 - Unplug T1N from C0R44AA to C0_T1R MB
- 3. Add SMDIS (not Master, only slave) to Project, could copy over from Page 100, C0_C0B0
- 4. If support LAN wake-up from SIO, LAN_SIO_WAKER choose from GP31, GP32, GP42, GP44, RAA8, R8B
- 5. Choose LAN_SIO_WAKER Pull Up High this Project
- 6. SIO ROB LED Signals, keep or delete this back by Project
- 7. Delete AUDIO_LED_PWM Signal if don't need
- 8. If SIO Breathing LED is reserved, unmount AUDIO_LED_PWM pull high resistor
 - AUDIO_LED_PWM use GPIO_LED1 or MLED or Y1W_LED
 - AUDIO_LED_PWM use Y1W_LED or MLED or GPIO_LED1, but not same with Y1W_LED
- 9. Delete O_PLED Signal if don't need
- 10. Delete Pin #18, O_FWRC0 if don't need
- 11. Add. Choose COMB Debug Signal by Project, could use Pin 10, 12 or 33
- 12. Add. Choose C0VTS18E8 Signal by Project, could use Pin 128/gpio pull up by GPIO
- 13. Add. Choose SIO_R8B Signal by Project, could use Pin 118, or use other GPIO which could mapping to BEEP Function
- 14. Add. Add. ASO, RSTB Test for Intel PCEI LAN D11 & D25 if these are unused RSTOUT1/PTX_P0, ASO, RSTB Test for Intel PCEI LAN D11 & D25 if these are unused RSTOUT1/PTX_P0, ASO, RSTB Test for Intel PCEI LAN D11 & D25 if these are unused RSTOUT1/PTX_P0
- 15. Add. Fix ATX Mode, pull down with Resistor & unmount C0R55
- 16. GPIOs connect Power Supply PWRK to Pin B0 ATXPGND through 0 Ohm
- 17. Add. Need feed up Stand By Power to Pin B0 ASO GPIO connect to C0R55, if the GPIO default output high, could use unmount C0R207
- 18. Add. If ASO Anti Surge Function, mount 01C32, 01C34

SIO FAN	FAN IN	FAN PWM	GPP	FAN Header
GPIO 06	Pins 126		Pin 80	GPIO 06A
GPIO 08A	Pins 126	Pins 126	Pin 80	Pin 01, GPIO_08A_08B_08C1
GPIO 09D	Pins 5	Pins 8	Pin 80	GPIO 09D1
GPIO 09E	Pins 4	Pins 126	Pin 118	GPIO 09E
GPIO 09F	Pins 6	Pins 126	Pin 80	GPIO 09F
GPIO 09G	Pins 6	Pins 126	Pin 80	GPIO 09G
GPIO 09H	Pins 6	Pins 126	Pin 80	GPIO 09H
GPIO 09I	Pins 6	Pins 126	Pin 80	GPIO 09I
GPIO 09J	Pins 6	Pins 126	Pin 80	GPIO 09J
GPIO 09K	Pins 6	Pins 126	Pin 80	GPIO 09K
GPIO 09L	Pins 6	Pins 126	Pin 80	GPIO 09L
GPIO 09M	Pins 6	Pins 126	Pin 80	GPIO 09M
GPIO 09N	Pins 6	Pins 126	Pin 80	GPIO 09N
GPIO 09O	Pins 6	Pins 126	Pin 80	GPIO 09O
GPIO 09P	Pins 6	Pins 126	Pin 80	GPIO 09P
GPIO 09Q	Pins 6	Pins 126	Pin 80	GPIO 09Q
GPIO 09R	Pins 6	Pins 126	Pin 80	GPIO 09R
GPIO 09S	Pins 6	Pins 126	Pin 80	GPIO 09S
GPIO 09T	Pins 6	Pins 126	Pin 80	GPIO 09T
GPIO 09U	Pins 6	Pins 126	Pin 80	GPIO 09U
GPIO 09V	Pins 6	Pins 126	Pin 80	GPIO 09V
GPIO 09W	Pins 6	Pins 126	Pin 80	GPIO 09W
GPIO 09X	Pins 6	Pins 126	Pin 80	GPIO 09X
GPIO 09Y	Pins 6	Pins 126	Pin 80	GPIO 09Y
GPIO 09Z	Pins 6	Pins 126	Pin 80	GPIO 09Z
GPIO 09AA	Pins 6	Pins 126	Pin 80	GPIO 09AA
GPIO 09AB	Pins 6	Pins 126	Pin 80	GPIO 09AB
GPIO 09AC	Pins 6	Pins 126	Pin 80	GPIO 09AC
GPIO 09AD	Pins 6	Pins 126	Pin 80	GPIO 09AD
GPIO 09AE	Pins 6	Pins 126	Pin 80	GPIO 09AE
GPIO 09AF	Pins 6	Pins 126	Pin 80	GPIO 09AF
GPIO 09AG	Pins 6	Pins 126	Pin 80	GPIO 09AG
GPIO 09AH	Pins 6	Pins 126	Pin 80	GPIO 09AH
GPIO 09AI	Pins 6	Pins 126	Pin 80	GPIO 09AI
GPIO 09AJ	Pins 6	Pins 126	Pin 80	GPIO 09AJ
GPIO 09AK	Pins 6	Pins 126	Pin 80	GPIO 09AK
GPIO 09AL	Pins 6	Pins 126	Pin 80	GPIO 09AL
GPIO 09AM	Pins 6	Pins 126	Pin 80	GPIO 09AM
GPIO 09AN	Pins 6	Pins 126	Pin 80	GPIO 09AN
GPIO 09AO	Pins 6	Pins 126	Pin 80	GPIO 09AO
GPIO 09AP	Pins 6	Pins 126	Pin 80	GPIO 09AP
GPIO 09AQ	Pins 6	Pins 126	Pin 80	GPIO 09AQ
GPIO 09AR	Pins 6	Pins 126	Pin 80	GPIO 09AR
GPIO 09AS	Pins 6	Pins 126	Pin 80	GPIO 09AS
GPIO 09AT	Pins 6	Pins 126	Pin 80	GPIO 09AT
GPIO 09AU	Pins 6	Pins 126	Pin 80	GPIO 09AU
GPIO 09AV	Pins 6	Pins 126	Pin 80	GPIO 09AV
GPIO 09AW	Pins 6	Pins 126	Pin 80	GPIO 09AW
GPIO 09AX	Pins 6	Pins 126	Pin 80	GPIO 09AX
GPIO 09AY	Pins 6	Pins 126	Pin 80	GPIO 09AY
GPIO 09AZ	Pins 6	Pins 126	Pin 80	GPIO 09AZ
GPIO 09BA	Pins 6	Pins 126	Pin 80	GPIO 09BA
GPIO 09BB	Pins 6	Pins 126	Pin 80	GPIO 09BB
GPIO 09BC	Pins 6	Pins 126	Pin 80	GPIO 09BC
GPIO 09BD	Pins 6	Pins 126	Pin 80	GPIO 09BD
GPIO 09BE	Pins 6	Pins 126	Pin 80	GPIO 09BE
GPIO 09BF	Pins 6	Pins 126	Pin 80	GPIO 09BF
GPIO 09BG	Pins 6	Pins 126	Pin 80	GPIO 09BG
GPIO 09BH	Pins 6	Pins 126	Pin 80	GPIO 09BH
GPIO 09BI	Pins 6	Pins 126	Pin 80	GPIO 09BI
GPIO 09BJ	Pins 6	Pins 126	Pin 80	GPIO 09BJ
GPIO 09BK	Pins 6	Pins 126	Pin 80	GPIO 09BK
GPIO 09BL	Pins 6	Pins 126	Pin 80	GPIO 09BL
GPIO 09BM	Pins 6	Pins 126	Pin 80	GPIO 09BM
GPIO 09BN	Pins 6	Pins 126	Pin 80	GPIO 09BN
GPIO 09BO	Pins 6	Pins 126	Pin 80	GPIO 09BO
GPIO 09BP	Pins 6	Pins 126	Pin 80	GPIO 09BP
GPIO 09BQ	Pins 6	Pins 126	Pin 80	GPIO 09BQ
GPIO 09BR	Pins 6	Pins 126	Pin 80	GPIO 09BR
GPIO 09BS	Pins 6	Pins 126	Pin 80	GPIO 09BS
GPIO 09BT	Pins 6	Pins 126	Pin 80	GPIO 09BT
GPIO 09BU	Pins 6	Pins 126	Pin 80	GPIO 09BU
GPIO 09BV	Pins 6	Pins 126	Pin 80	GPIO 09BV
GPIO 09BW	Pins 6	Pins 126	Pin 80	GPIO 09BW
GPIO 09BX	Pins 6	Pins 126	Pin 80	GPIO 09BX
GPIO 09BY	Pins 6	Pins 126	Pin 80	GPIO 09BY
GPIO 09BZ	Pins 6	Pins 126	Pin 80	GPIO 09BZ
GPIO 09CA	Pins 6	Pins 126	Pin 80	GPIO 09CA
GPIO 09CB	Pins 6	Pins 126	Pin 80	GPIO 09CB
GPIO 09CC	Pins 6	Pins 126	Pin 80	GPIO 09CC
GPIO 09CD	Pins 6	Pins 126	Pin 80	GPIO 09CD
GPIO 09CE	Pins 6	Pins 126	Pin 80	GPIO 09CE
GPIO 09CF	Pins 6	Pins 126	Pin 80	GPIO 09CF
GPIO 09CG	Pins 6	Pins 126	Pin 80	GPIO 09CG
GPIO 09CH	Pins 6	Pins 126	Pin 80	GPIO 09CH
GPIO 09CI	Pins 6	Pins 126	Pin 80	GPIO 09CI
GPIO 09CJ	Pins 6	Pins 126	Pin 80	GPIO 09CJ
GPIO 09CK	Pins 6	Pins 126	Pin 80	GPIO 09CK
GPIO 09CL	Pins 6	Pins 126	Pin 80	GPIO 09CL
GPIO 09CM	Pins 6	Pins 126	Pin 80	GPIO 09CM
GPIO 09CN	Pins 6	Pins 126	Pin 80	GPIO 09CN
GPIO 09CO	Pins 6	Pins 126	Pin 80	GPIO 09CO
GPIO 09CP	Pins 6	Pins 126	Pin 80	GPIO 09CP
GPIO 09CQ	Pins 6	Pins 126	Pin 80	GPIO 09CQ
GPIO 09CR	Pins 6	Pins 126	Pin 80	GPIO 09CR
GPIO 09CS	Pins 6	Pins 126	Pin 80	GPIO 09CS
GPIO 09CT	Pins 6	Pins 126	Pin 80	GPIO 09CT
GPIO 09CU	Pins 6	Pins 126	Pin 80	GPIO 09CU
GPIO 09CV	Pins 6	Pins 126	Pin 80	GPIO 09CV
GPIO 09CW	Pins 6	Pins 126	Pin 80	GPIO 09CW
GPIO 09CX	Pins 6	Pins 126	Pin 80	GPIO 09CX
GPIO 09CY	Pins 6	Pins 126	Pin 80	GPIO 09CY
GPIO 09CZ	Pins 6	Pins 126	Pin 80	GPIO 09CZ
GPIO 09DA	Pins 6	Pins 126	Pin 80	GPIO 09DA
GPIO 09DB	Pins 6	Pins 126	Pin 80	GPIO 09DB
GPIO 09DC	Pins 6	Pins 126	Pin 80	GPIO 09DC
GPIO 09DD	Pins 6	Pins 126	Pin 80	GPIO 09DD
GPIO 09DE	Pins 6	Pins 126	Pin 80	GPIO 09DE
GPIO 09DF	Pins 6	Pins 126	Pin 80	GPIO 09DF
GPIO 09DG	Pins 6	Pins 126	Pin 80	GPIO 09DG
GPIO 09DH	Pins 6	Pins 126	Pin 80	GPIO 09DH
GPIO 09DI	Pins 6	Pins 126	Pin 80	GPIO 09DI
GPIO 09DJ	Pins 6	Pins 126	Pin 80	GPIO 09DJ
GPIO 09DK	Pins 6	Pins 126	Pin 80	GPIO 09DK
GPIO 09DL	Pins 6	Pins 126	Pin 80	GPIO 09DL
GPIO 09DM	Pins 6	Pins 126	Pin 80	GPIO 09DM
GPIO 09DN	Pins 6	Pins 126	Pin 80	GPIO 09DN
GPIO 09DO	Pins 6	Pins 126	Pin 80	GPIO 09DO
GPIO 09DP	Pins 6	Pins 126	Pin 80	GPIO 09DP
GPIO 09DQ	Pins 6	Pins 126	Pin 80	GPIO 09DQ
GPIO 09DR	Pins 6	Pins 126	Pin 80	GPIO 09DR
GPIO 09DS	Pins 6	Pins 126	Pin 80	GPIO 09DS
GPIO 09DT	Pins 6	Pins 126	Pin 80	GPIO 09DT
GPIO 09DU	Pins 6	Pins 126	Pin 80	GPIO 09DU
GPIO 09DV	Pins 6	Pins 126	Pin 80	GPIO 09DV
GPIO 09DW	Pins 6	Pins 126	Pin 80	GPIO 09DW
GPIO 09DX	Pins 6	Pins 126	Pin 80	GPIO 09DX
GPIO 09DY	Pins 6	Pins 126	Pin 80	GPIO 09DY
GPIO 09DZ	Pins 6	Pins 126	Pin 80	GPIO 09DZ
GPIO 09EA	Pins 6	Pins 126	Pin 80	GPIO 09EA
GPIO 09EB	Pins 6	Pins 126	Pin 80	GPIO 09EB
GPIO 09EC	Pins 6	Pins 126	Pin 80	GPIO 09EC
GPIO 09ED	Pins 6	Pins 126	Pin 80	GPIO 09ED
GPIO 09EE	Pins 6	Pins 126	Pin 80	GPIO 09EE
GPIO 09EF	Pins 6	Pins 126	Pin 80	GPIO 09EF
GPIO 09EG	Pins 6	Pins 126	Pin 80	GPIO 09EG
GPIO 09EH	Pins 6	Pins 126	Pin 80	GPIO 09EH
GPIO 09EI	Pins 6	Pins 126	Pin 80	GPIO 09EI
GPIO 09EJ	Pins 6	Pins 126	Pin 80	GPIO 09EJ
GPIO 09EK	Pins 6	Pins 126	Pin 80	GPIO 09EK
GPIO 09EL	Pins 6	Pins 126	Pin 80	GPIO 09EL
GPIO 09EM	Pins 6	Pins 126	Pin 80	GPIO 09EM
GPIO 09EN	Pins 6	Pins 126	Pin 80	GPIO 09EN
GPIO 09EO	Pins 6	Pins 126	Pin 80	GPIO 09EO
GPIO 09EP	Pins 6	Pins 126	Pin 80	GPIO 09EP
GPIO 09EQ	Pins 6	Pins 126	Pin 80	GPIO 09EQ
GPIO 09ER	Pins 6	Pins 126	Pin 80	GPIO 09ER
GPIO 09ES	Pins 6	Pins 126	Pin 80	GPIO 09ES
GPIO 09ET	Pins 6	Pins 126	Pin 80	GPIO 09ET
GPIO 09EU	Pins 6	Pins 126	Pin 80	GPIO 09EU
GPIO 09EV	Pins 6	Pins 126	Pin 80	GPIO 09EV
GPIO 09EW	Pins 6	Pins 126	Pin 80	GPIO 09EW
GPIO 09EX	Pins 6	Pins 126	Pin 80	GPIO 09EX
GPIO 09EY	Pins 6	Pins 126	Pin 80	GPIO 09EY
GPIO 09EZ	Pins 6	Pins 126	Pin 80	GPIO 09EZ
GPIO 09FA	Pins 6	Pins 126	Pin 80	GPIO 09FA
GPIO 09FB	Pins 6	Pins 126	Pin 80	GPIO 09FB
GPIO 09FC	Pins 6	Pins 126	Pin 80	GPIO 09FC
GPIO 09FD	Pins 6	Pins 126	Pin 80	GPIO 09FD
GPIO 09FE	Pins 6	Pins 126	Pin 80	GPIO 09FE
GPIO 09FF	Pins 6	Pins 126	Pin 80	GPIO 09FF
GPIO 09FG	Pins 6	Pins 126	Pin 80	GPIO 09FG
GPIO 09FH	Pins 6	Pins 126	Pin 80	GPIO 09FH
GPIO 09FI	Pins 6	Pins 126	Pin 80	GPIO 09FI
GPIO 09FJ	Pins 6	Pins 126	Pin 80	GPIO 09FJ
GPIO 09FK	Pins 6	Pins 126	Pin 80	GPIO 09FK
GPIO 09FL	Pins 6	Pins 126	Pin 80	GPIO 09FL
GPIO 09FM	Pins 6	Pins 126	Pin 80	GPIO 09FM
GPIO 09FN	Pins 6	Pins 126	Pin 80	GPIO 09FN
GPIO 09FO	Pins 6	Pins 126	Pin 80	GPIO 09FO
GPIO 09FP	Pins 6	Pins 126	Pin 80	GPIO 09FP
GPIO 09FQ	Pins 6	Pins 126	Pin 80	GPIO 09FQ
GPIO 09FR	Pins 6	Pins 126	Pin 80	GPIO 09FR
GPIO 09FS	Pins 6	Pins 126	Pin 80	GPIO 09FS
GPIO 09FT	Pins 6	Pins 126	Pin 80	GPIO 09FT
GPIO 09FU	Pins 6	Pins 126	Pin 80	GPIO 09FU
GPIO 09FV	Pins 6	Pins 126	Pin 80	GPIO 09FV
GPIO 09FW	Pins 6	Pins 126	Pin 80	GPIO 09FW
GPIO 09FX	Pins 6	Pins 126	Pin 80	GPIO 09FX
GPIO 09FY	Pins 6	Pins 126	Pin 80	GPIO 09FY
GPIO 09FZ	Pins 6	Pins 126	Pin 80	GPIO 09FZ
GPIO 09GA	Pins 6	Pins 126	Pin 80	GPIO 09GA
GPIO 09GB	Pins 6	Pins 126	Pin 80	GPIO 09GB
GPIO 09GC	Pins 6	Pins 126	Pin 80	GPIO 09GC
GPIO 09GD	Pins 6	Pins 126	Pin 80	GPIO 09GD
GPIO 09GE	Pins 6	Pins 126	Pin 80	GPIO 09GE
GPIO 09GF	Pins 6	Pins 126	Pin 80	GPIO 09GF
GPIO 09GG	Pins 6	Pins 126	Pin 80	GPIO 09GG
GPIO 09GH	Pins 6	Pins 126	Pin 80	GPIO 09GH
GPIO 09GI	Pins 6	Pins 126	Pin 80	GPIO 09GI
GPIO 09GJ	Pins 6	Pins 126	Pin 80	GPIO 09GJ
GPIO 09GK	Pins 6	Pins 126	Pin 80	GPIO 09GK
GPIO 09GL	Pins 6	Pins 126	Pin 80	GPIO 09GL
GPIO 09GM	Pins 6	Pins 126	Pin 80	GPIO 09GM
GPIO 09GN	Pins 6	Pins 126	Pin 80	GPIO 09GN
GPIO 09GO	Pins 6	Pins 126	Pin 80	GPIO 09GO
GPIO 09GP	Pins 6	Pins 126	Pin 80	GPIO 09GP
GPIO 09GQ	Pins 6	Pins 126	Pin 80	GPIO 09GQ
GPIO 09GR	Pins 6	Pins 126	Pin 80	GPIO 09GR
GPIO 09GS	Pins 6	Pins 126	Pin 80	GPIO 09GS
GPIO 09GT	Pins 6	Pins 126	Pin 80	GPIO 09GT
GPIO 09GU	Pins 6	Pins 126	Pin 80	GPIO 09GU
GPIO 09GV	Pins 6	Pins 126	Pin 80	GPIO 09GV
GPIO 09GW	Pins 6	Pins 126	Pin 80	GPIO 09GW
GPIO 09GX	Pins 6	Pins 126	Pin 80	GPIO 09GX
GPIO 09GY	Pins 6	Pins 126	Pin 80	GPIO 09GY
GPIO 09GZ	Pins 6	Pins 126	Pin 80	GPIO 09GZ
GPIO 09HA	Pins 6	Pins 126	Pin 80	GPIO 09HA
GPIO 09HB	Pins 6	Pins 126	Pin 80	GPIO 09HB
GPIO 09HC	Pins 6	Pins 126	Pin 80	GPIO 09HC
GPIO 09HD	Pins 6	Pins 126	Pin 80	GPIO 09HD
GPIO 09HE	Pins 6	Pins 126	Pin 80	GPIO 09HE
GPIO 09HF	Pins 6	Pins 126	Pin 80	GPIO 09HF
GPIO 09HG	Pins 6	Pins 126	Pin 80	GPIO 09HG
GPIO 09HH	Pins 6	Pins 126	Pin 80	GPIO 09HH
GPIO 09HI	Pins 6	Pins 126	Pin 80	GPIO 09HI
GPIO 09HJ	Pins 6	Pins 126	Pin 80	GPIO 09HJ
GPIO 09HK	Pins 6	Pins 126	Pin 80	GPIO 09HK
GPIO 09HL	Pins 6	Pins 126	Pin 80	GPIO 09HL
GPIO 09HM	Pins 6	Pins 126	Pin 80	GPIO 09HM
GPIO 09HN	Pins 6	Pins 126	Pin 80	GPIO 09HN
GPIO 09HO	Pins 6	Pins 126	Pin 80	GPIO 09HO
GPIO 09HP	Pins 6	Pins 126	Pin 80	GPIO 09HP
GPIO 09HQ	Pins 6	Pins 126	Pin 80	GPIO 09HQ
GPIO 09HR	Pins 6	Pins 126	Pin 80	GPIO 09HR
GPIO 09HS	Pins 6	Pins 126	Pin 80	GPIO 09HS
GPIO 09HT	Pins 6	Pins 126	Pin 80	GPIO 09HT
GPIO 09HU	Pins 6	Pins 126	Pin 80	GPIO 09HU
GPIO 09HV	Pins 6	Pins 126	Pin 80	GPIO 09HV
GPIO 09HW	Pins 6	Pins 126	Pin 80	GPIO 09HW
GPIO 09HX	Pins 6	Pins 126	Pin 80	GPIO 09HX
GPIO 09HY	Pins 6	Pins 126	Pin 80	GPIO 09HY
GPIO 09HZ	Pins 6	Pins 126	Pin 80	GPIO 09HZ
GPIO 09IA	Pins 6	Pins 126	Pin 80	GPIO 09IA
GPIO 09IB	Pins 6	Pins 126	Pin 80	GPIO 09IB
GPIO 09IC	Pins 6	Pins 126	Pin 80	GPIO 09IC
GPIO 09ID	Pins 6	Pins 126	Pin 80	GPIO 09ID
GPIO 09IE	Pins 6	Pins 126	Pin 80	GPIO 09IE
GPIO 09IF	Pins 6	Pins 126	Pin 80	GPIO 09IF
GPIO 09IG	Pins 6	Pins 126	Pin 80	GPIO 09IG
GPIO 09IH	Pins 6	Pins 126	Pin 80	GPIO 09IH

FAN Net Name Table









FAN	FAN IN	FAN PWM	FAN GPP with 3040	FAN GPL with 3040
CPWF00	0, 3040, CPU	0, PWM, CPU	0, MOTOR, CPU	0, FAN, CPU
CPU0_GPU	0, 3040, GPU	0, 3040, GPU	0, MOTOR, GPU	0, FAN, GPU
IOF0000	0, 3040, F00	0, PWM, F00	0, MOTOR, F00	0, FAN, F00
IOF0008	0, 3040, J008	0, PWM, J008	0, MOTOR, J008	0, FAN, J008
IOF0001	0, 3040, J001	0, PWM, J001	0, MOTOR, J001	0, FAN, J001
IOF0002	0, 3040, J002	0, PWM, J002	0, MOTOR, J002	0, FAN, J002
IOF0003	0, 3040, J003	0, PWM, J003	0, MOTOR, J003	0, FAN, J003
IOF0004	0, 3040, J004	0, PWM, J004	0, MOTOR, J004	0, FAN, J004

NCT6798D-R SMBUS Table

	SMBUS Slave to EC	SMBUS Master to RGB LED EC
SWO SMBUS	Pin 15, 16	Pin 22, 21

NCT6798D-R TIN Table

SIO IN	OPIN	EPIN	ALPIN	ALPIN	ALPIN	ALPIN	ALPIN
TIN IN	OP	EP					









ROM	use SID DMA Sequence	store SID DMA Sequence
IOBASEQ	present	absent
NOOPBASEQ	absent	present

[illegible]

BOM	
N/A	Not used
/X	with source

STANDARD CONJECT	
code	Project: 1076
S2_BQ_1.12	






COM Circuit

- A. Choose COM Port Connector/Header Type
- B. Choose use RI# to do LAN wake-up from SIO or not by Project
- C. Modify Part Number of COM Connector/Header by Color
- D. Keep or delete O_RI# Circuit by Project
- E. Modify O_RI# pill-high power by Project

COM PORT

A.1

COM Box Header




for use COM Port RI# to do LAN wake-up from SIO function

modify SIO RI# Pin net name to LAN_SIO_WAKE#

for not use COM Port RI# to do LAN wake-up from SIO function

B.2



When mount /COM

LAN wake-up from SIO	O1R171	O1Q171 & O1D171
support	unmount	mount
not support	mount	unmount

BOM	need COM Port	no COM Port
/COM	mount	unmount

When unmount /COM

LAN wake-up from SIO	O1R171	O1Q171 & O1D171
support	unmount	unmount
not support	unmount	unmount

<Variant Name>

		Title : COM	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size	Project Name	Super I/O Demo Circuit	
A3			Rev 0.0
Date: Thursday, March 05, 2020	Sheet 81	of 127	

EATX Power Circuit

A. Choose EATX Power Circuit by Project


B. If choose EATX 24Pin Circuit, choose EATX Connector with 0 Ear, 1 Ear or 2 Ears by Project

C. If choose EATX 24Pin Circuit, choose +3V_ATX & +3V Circuit by Project

D. If support Intel S0ix, add SC945, SC946 & Off-Page Net O_PSON#_O1 change to ATX_PSON#

E. Modify Part Number of EATX Connector by Color


A.1



D

for S0ix

& Off-Page Net O_PSON#_O1
change to ATX_PSON#



<Variant Name>


Stand By LED & HW Monitor Circuit

- A. Choose Stand By LED Circuit by Project
- B. Keep or delete TR_PCH Circuit by Project
- C. Keep or delete T_SENSOR Circuit by Project
- D. Keep or delete VCORE Power Controller TEMP Detect Circuit by Project
- E. Keep or delete GFX Power Controller TEMP Detect Circuit by Project
- F. Modify Part Number of T_SENSOR Header by Color


BOM	no Stand By LED	need Stand By LED without GPIO control	need Stand By LED with GPIO control
/StandByLED	unmount	mount	mount
/StandByLED_without_GPIO	unmount	mount	unmount
/StandByLED_with_GPIO	unmount	unmount	mount

BOM	need TR_PCH	no TR_PCH
/TR_PCH	mount	unmount


B



C



HW Monitor



If no CPU thermistor, unmount components HTR1, HTC1, OR217
If no MB thermistor, unmount components OTR1, OTC1, OR218


<Variant Name>

Debug Header Circuit

- A. Choose Debug Header by Project
- B. If choose COM Debug Header, take care Debug Signal Net Name is different by Project
- C. If choose LPC Debug Header, modify Clock Signal Net Name by Project

A.1

Delete it for
EMS




BOM	need COM Debug Header	no COM Debug Header
/COM_DEBUG	mount	unmount


BOM	need LPC Debug Header	no LPC Debug Header
/LPC_DEBUG	mount	unmount

<Variant Name>


		Title : Debug Header	
ASUSTEK COMPUTER INC		Engineer: SZ Design IP	
Size B	Project Name Super I/O Demo Circuit	Rev 0.0	
Date: Thursday, March 05, 2020	Sheet 67	of 127	




Header	Max Current	Max Power	Default Speed	Shared Control
CPU_FAN	1A	12W	Q-Fan	A




Header	Max Current	Max Power	Default Speed	Shared Control
CPU_OPT	1A	12W	Q-Fan	A







Header	Max Current	Max Power	Default Speed	Shared Control
CHA_FAN1	1A	12W	Q-Fan	A




Header	Max Current	Max Power	Default Speed	Shared Control
CHA_FAN2	1A	12W	Q-Fan	A






HUB FRONT USB12






HUB FRONT USB34









10.26

<Variant Name>

OC# circuit for AMD

place near Chipset
chipset USBplace near CPU
CPU USBplace near CPU
CPU USB

chipset USB






modify Part Number by color

BACKIO U32G2_3 + U32G2_C4

BACKIO U32G1_34_G2_56 PORT56

BACKIO U32G1_78

<Variant Name>



10.26


<Variant Name>

		Title :	USB3 Port
ASUSTEK COMPUTER INC		Engineer :	Kell_Huang
Size A3	Project Name Chipset USB Demo Circuit	Rev 0.0	
Date Tuesday, March 17, 2020	Sheet 95	of 127	





BACK IO U32G1_56

Reserve Location (Single RES)

CPU USB 3.1 Type-A Connector 3



CPU USB 3.1 Type-A Connector : 4




<Variant Name>

One USB 3.x Ports to One Type-C Connector/USB 3.1 Front Header Circuit_1

- If don't need use or reserve Power Switch to control Type-C Connector Power, delete this block
- Modify Input USB 3.x TX/RX Signal Net Name by Project
- Modify Part Number of UCC31, UCC32, UCC33 & UCC34 by Project
- Choose ESD Diode by Project
- Choose EMI Choke Circuit by Project

3.1 TYPE-C @ BACK IO

BOM	Type-C with Power Switch	Type-C with Poly Switch
/CSU3DvTC-3	mount	mount
/CSU3DvTC-3Power Switch	mount	unmount
/CSU3DvTC-3Poly Switch	unmount	mount




EMI Choke for USB 3.1

E.6

E.7



D.1

ESD Diode for USB 3.1




D.2


ESD Diode for USB 3.1



E.1




PORT A



Chipset USB 3.1 Type-C Connector


Chipset USB 3.1 Part Reference: U31G2 Cx (x=2, 4, 6,...)



Chipset USB 3.1 Part Reference: U31G2 Cx (x=1, 3, 5,...)


1 port Type A USB3.1

(CE team update)



3.1 Re-Driver P3E0X1004/GL9550 Circuit

Mostly for Re-Driver circuit which is not needed by Project
 Mostly Near USB 3.1 TX/RX Signal Net Name by Project
 Mostly Output USB 3.1 TX/RX Signal Net Name by Project
 ID: No AMD Platform, RX signals AC CAP between CPU/Chipset & Re-Driver change Part Number from
 11V323222416100 to 11V32322416100
 E: If U4A1 TXA output signals need to ADM1563, U4A1C04 & U4A1C20 change from 11V323222416100
 11V32322416100 to 11V32322416100
 F: If U4A1 TXB output signals need to ADM1563, U4A1C08 & U4A1C22 change from 11V323222416100
 11V32322416100 to 11V32322416100
 G: If U4A2 TXA output signals need to ADM1563, U4A2C04 & U4A2C20 change from 11V323222416100
 11V32322416100 to 11V32322416100
 H: If U4A2 TXB output signals need to ADM1563, U4A2C08 & U4A2C22 change from 11V323222416100
 11V32322416100 to 11V32322416100
 I: If U4A3 TXA output signals need to ADM1563, U4A3C04 & U4A3C20 change from 11V323222416100
 11V32322416100 to 11V32322416100
 J: If U4A3 TXB output signals need to ADM1563, U4A3C08 & U4A3C22 change from 11V323222416100
 11V32322416100 to 11V32322416100
 K: U4A1, U4A2 & U4A3 default use P3E0X1004B1




Net	Impedance/Width	Space	Length
TX/RX L1	follow USB 3.1 Controller Rule	30 mils	< 10", prefer 5"- 9"
TX/RX L2		30 mils	< 2.5", prefer 0.5" - 1.5"
+3V_RDP2		>= P3E0X1004/GL9550 IC Count "20 mils	
Other Power Net		>= 20 mils	


Net	Impedance/Width	Space	Length
TX/RX L1	follow USB 3.1 Controller Rule	30 mils	< 10", prefer 5"- 9"
TX/RX L2		30 mils	< 2.5", prefer 0.5" - 1.5"
+3V_RDP2		>= P3E0X1004/GL9550 IC Count "20 mils	
Other Power Net		>= 20 mils	

EQ/FG Setting Table for Intel Platform	L2 < 2.5"			
	TX EQ	TX FG	RX EQ	RX FG
L1 < 7"	R	R	R	0
7" < L1 < 9"	F	R	R	F
9" < L1 < 10"	1	R	R	1

EQ/FG Setting Table for AMD Platform	L2 < 2"			
	TX EQ	TX FG	RX EQ	RX FG
L1 < 7"	R	R	R	0
7" < L1 < 9"	F	R	R	F
9" < L1 < 10"	1	R	R	1




Port 34




1RFF 1FFF

PL CAP



PL CAP




刪除UCE2, 將BIOS FLASH BACK LED 移過來

臺黑


CAP PL 100UF/16V 6.3*9 DIP 20%

GAMING : 黑色11031-0001F500

PRO : 灰色11031-0001F400



USB Power CAP recommend placement



BOM	
N/A	mount
/X	unmount

STANDARD CIRCUIT	
X00B	USB
CS_USB_0.2E	
HD_DEMO_USB	
/X	

<Variant Name>

ASUS		Title : USB Power CAP	
ASUSTEK COMPUTER INC		Engineer: Kell_Huang	
Size A3	Project Name Chipset USB Demo Circuit	Rev 0.0	
Date: Friday, April 10, 2020	Sheet	104	of 127

Vinafix.com




<Core Design>

		Title : AI1315 IC	
ASUSTek Computer Inc.		Engineer: Tom Yang	
Size Custom	Project Name Standard Circiut		Rev 0.5A
Date: Tuesday, March 03, 2020		Sheet 106 of 127	

Vinafix.com

<Core Design>

		Title : BTN/LED	
ASUSTek Computer Inc.		Engineer: Tom Yang	
Size A3	Project Name Standard Circiut		Rev 0.5A
Date: Tuesday, March 03, 2020	Sheet	108	of 127




Vinafix.com

<Variant Name>

Selling Point

1. Selling Point 新增流程及窗口人員



2. 如何抓取 Selling Point Part, 如下圖

搜索"PCB Footprint", 內容包含"mbs_ch_text"

搜索"PCB Footprint", 內容包含需要的 Selling Point 中的 Key Word

Table	Part Number	Component Name	Description	Value	Electric_SpE	Tolerance	Status	Store	Manufacture	Vendor	Sourcer	OEM_Component	Data_Sheet	Symbol_Review	History	Packaging
1	ASUS_CIS3_temp_M01_0	UEFI BIOS	LOGO	UEFI BIOS									J:\DataSheet\	http://tp-caev		SMD

3. Example

Vinafix.com

<Variant Name>

AMD Platform

You can only choose **8** pcs PCB Impedance point for your project

0 (must choose if use ASM1142/1143/2142/3142)

ASMedia USB 3.1 TX/RX

IP31

1

IMPEDANCE_CONTROL

/X

80 Ohm +/- 10%

IP32

1

IMPEDANCE_CONTROL

/X

1

DRAM CMD

IP1

1

IMPEDANCE_CONTROL

/X

2

DRAM Clock

IP3

1

IMPEDANCE_CONTROL

/X

IP4

1

IMPEDANCE_CONTROL

/X

3

PCIE

IP5

1

IMPEDANCE_CONTROL

/X

IP6

1

IMPEDANCE_CONTROL

/X

4

USB2.0

IP7

1

IMPEDANCE_CONTROL

/X

IP8

1

IMPEDANCE_CONTROL

/X

5

DRAM DQS

IP9

1

IMPEDANCE_CONTROL

/X

IP10

1

IMPEDANCE_CONTROL

/X

6

LAN

IP11

1

IMPEDANCE_CONTROL

/X

IP12

1

IMPEDANCE_CONTROL

/X

7

by Project

8

by Project

*** You can only choose 1 function to place point follow table ***

Delete it for EMS

```


TC_SCI_SDA
Please check I2C is dedicated
Cf connection to PCN 128_12C2_SDA)
請在此處檢查I2C 上 3.3VDC
CfH (Connect to PCN GPF_C18)

TC_SCI_SCL
Please check I2C is dedicated
Cf connection to PCN 128_12C2_SCL2)
請在此處檢查I2C 上 3.3VDC
CfH (Connect to PCN GPF_C19)

TC_SCI_ASD0
CfH (Connect to PCN GPIO_GPF_E0)
Make sure PCN supports SCL
請在此處檢查I2C 上 3.3VDC
CfH (Connect to PCN GPF_K13)



```

Power TeraX Support	
TP_POWER_ON	1. 上電(Connect to PCH GPP_F3) 2. 讀取板廠 Platform 版本(板廠 ID) 3. 讀取 CPU GPD 4. 上電(Connect to PCH GPP_G5)
TP_CLKREQ	1. 關閉板廠是否有廣播 pull high 2. pull up power well需要與 SOC 協商 3. need to connect to dedicated TSSREQ
TP_PERST_N	1. 上電(Connect to GPD GPP_F3) 2. 讀取板廠 CPU GPD 3. 上電(Connect to GPD GPP_G5)
TP_WAKE	1. 讀取板廠 CPU GPD 2. 需要 SOC 上 pull high 3VSB 3. 上電(Connect to GPD GPP_G5)





- LED Driver對LED內部的net
快速Intel/AMD平台參考Power net
LED Driver對連接外部的net
快速LED板數/型號、板數LED板數/板數/Header
選擇LED規格可更換其他功能的Pin腳
註解




IC Power



IC 組態 for ADD 訊號VIB(0.7*VDD)用




由於AMD default狀態cpu沒電，
所以default的時候+5VSB_LED/+3VSB_LED的電由+5VSB_ATX/+3VSB_ATX提供；
若是cpu過不了，則還是由cpu自行考量是否由+5VSB/+3VSB來供電



Title <Title>		
Size A	Document Number <Doc>	Rev <RevCode>
Date:	Tuesday, March 03, 2020	Sheet 121 of 127

+3.3VSB_WLAN_SWITCH & POWER CIRCUIT

Larger file:





Vinafix.com



Запросы на поиск(Search queries):schematic, boardview, bios
Telegram: @DeviceDB_xyz https://t.me/DeviceDB_xyz
or <https://devicedb.xyz/files/index.php?a=page&b=request-file>

Этот файл скачан с <https://DeviceDB.xyz> - База данных устройств

- Техническая документация (схема, сервис мануал)
- Прошивки, драйвера, утилиты для прошивки
- и др. справочная информация

Для каждого устройства в одном месте.

ПОДПИСЫВАЙТЕСЬ И БУДЕТЕ ВСЕГДА В КУРСЕ НОВЫХ МАТЕРИАЛОВ

1. **TELEGRAM @DeviceDB** - <https://t.me/DeviceDB>
 2. **Vkontakte** - <https://vk.com/devicedb>
 3. **Instagram** - https://www.instagram.com/site_devicedb.xyz/
 4. **FaceBook** - <https://www.facebook.com/groups/devicedb/>
 5. **YouTube** - <https://www.youtube.com/channel/UCzLTdb2cHTbEIlPpvvy3arQ/>
- Присоединяйтесь!!!

2.ENG

This file has been downloaded from <https://DeviceDB.xyz> - Device Database

- FAQ, user manual
- Reviews, reviews
- Technical documentation (schematic, service manual)
- Firmware, drivers, utilities for firmware
- and other reference information

For each device in one place.

SUBSCRIBE AND WILL ALWAYS BE IN THE COURSE OF NEW MATERIALS

1. **TELEGRAM @DeviceDB** - <https://t.me/DeviceDB>
 2. **Vkontakte** - <https://vk.com/devicedb>
 3. **Instagram** - https://www.instagram.com/site_devicedb.xyz/
 4. **FaceBook** - <https://www.facebook.com/groups/devicedb/>
 5. **YouTube** - <https://www.youtube.com/channel/UCzLTdb2cHTbEIlPpvvy3arQ/>
- Join !!!