

Rev.
No

VENICE

CPU : DOTHAN
Chip Set : ALVISO (GMCH)
Remarks : 915GM


Model Name : VENICE Main
PCB Code : BA41-00454A
Dev. Step : QT
Revision : A00
Update : 2004.12.10

DRAW	CHECK	APPROVAL
SE LEE	MK KIM	BL LEE

Table of Contents

NO.	Description
1.	COVER --(SHEET1)
2.	BLOCK DIAGRAM --(SHEET2)
3.	BOARD INFORMATION --(SHEET3)
4.	CLOCK GENERATOR --(SHEET4)
5.	DOTHAN CPU --(SHEET5/6/7)
6.	GMCH-M <ALVISO-GM> --(SHEET8/9/10/11/12)
8.	DDR2 SODIMM --(SHEET13)
9.	DDR2 TERMINATION --(SHEET14)
10.	ICH6-M --(SHEET15/16/17/18)
11.	LCD INTERFACE --(SHEET19)
12.	CRT INTERFACE --(SHEET20)
13.	DVI INTERFACE --(SHEET21)
13.	CARDBUS/SMARTCARD INTERFACE --(SHEET22/23)
14.	LOM (BCM5751M) --(SHEET24/25)
15.	AUDIO --(SHEET26)
16.	MACALLEN III --(SHEET27/28)
17.	FIRM WARE --(SHEET29)
18.	SEQUENTIAL POWER --(SHEET30)
19.	THERMAL MONITOR & FAN --(SHEET31)
20.	USB & IDE --(SHEET32)
21.	KEYB'D,TOUCHPAD,MDC, BLUETOOTH, FIR --(SHEET33)
22.	MINI-PCI --(SHEET34)
23.	PCI BUFFER --(SHEET35)
24.	DOCKING CONNECTOR --(SHEET36)
25.	CHARGER --(SHEET37)
26.	P3.3V_AUX,P5V_AUX,P15V_AUX,P3.3V_LAN --(SHEET38)
27.	P1.8V_AUX, MEM_0.9V, MEM1_VREF --(SHEET39)
28.	VTT,P1.5V_AUX --(SHEET40)
29.	VCC_CORE --(SHEET41)
30.	P5V,P3.3V,P1.8V,P1.5V --(SHEET42)
31.	SEQUENTIAL DISCHARGE --(SHEET43)
27.	LED CONNECTOR --(SHEET44)
28.	MOUNT HOLE --(SHEET45)
29.	TOUCHPAD BOARD --(SHEET46)
30.	FIRMWARE DAUGHTER BOARD --(SHEET47)

DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN COVER	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	1 OF 49	



PCI Devices

I2 C / SMB Address

USB PORT Assign

POWER

DRAW	LEE, SE	DATE	12/10/2004	TITLE VENICE MAIN BOARD INFORMATION	
CHECK	KIM, MK	DEV. STEP	QT		
APPROVAL	LEE, BL	REV	A00		
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM		
				PAGE	3 OF 49


This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


Rev.
No



2 Chips solution are proposed by ICS.

CY28411ZXCT : Lead free version



DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN CLOCK GENERATOR	SAMSUNG Dell PART NO. BA41-00454A
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	4	OF 49







CPU Core Voltage Table


VID(5:0)	Voltage	VID(5:0)	Voltage
0 0 0 0 0 0	1.708 V	1 0 0 0 0 0	1.196 V
0 0 0 0 0 1	1.692 V	1 0 0 0 0 1	1.180 V
0 0 0 0 1 0	1.676 V	1 0 0 0 1 0	1.164 V
0 0 0 0 1 1	1.660 V	1 0 0 0 1 1	1.148 V
0 0 0 1 0 0	1.644 V	1 0 0 1 0 0	1.132 V
0 0 0 1 0 1	1.628 V	1 0 0 1 0 1	1.116 V
0 0 0 1 1 0	1.612 V	1 0 0 1 1 0	1.100 V
0 0 0 1 1 1	1.596 V	1 0 0 1 1 1	1.084 V
0 0 1 0 0 0	1.580 V	1 0 1 0 0 0	1.068 V
0 0 1 0 0 1	1.564 V	1 0 1 0 0 1	1.052 V
0 0 1 0 1 0	1.548 V	1 0 1 0 1 0	1.036 V
0 0 1 0 1 1	1.532 V	1 0 1 0 1 1	1.020 V
0 0 1 1 0 0	1.516 V	1 0 1 1 0 0	1.004 V
0 0 1 1 0 1	1.500 V	1 0 1 1 0 1	0.988 V
0 0 1 1 1 0	1.484 V	1 0 1 1 1 0	0.972 V
0 0 1 1 1 1	1.468 V	1 0 1 1 1 1	0.956 V
0 1 0 0 0 0	1.452 V	1 1 0 0 0 0	0.940 V
0 1 0 0 0 1	1.436 V	1 1 0 0 0 1	0.924 V
0 1 0 0 1 0	1.420 V	1 1 0 0 1 0	0.908 V
0 1 0 0 1 1	1.404 V	1 1 0 0 1 1	0.892 V
0 1 0 1 0 0	1.388 V	1 1 0 1 0 0	0.876 V
0 1 0 1 0 1	1.372 V	1 1 0 1 0 1	0.860 V
0 1 0 1 1 0	1.356 V	1 1 0 1 1 0	0.844 V
0 1 0 1 1 1	1.340 V	1 1 0 1 1 1	0.828 V
0 1 1 0 0 0	1.324 V	1 1 1 0 0 0	0.812 V
0 1 1 0 0 1	1.308 V	1 1 1 0 0 1	0.796 V
0 1 1 0 1 0	1.292 V	1 1 1 0 1 0	0.780 V
0 1 1 0 1 1	1.276 V	1 1 1 0 1 1	0.764 V
0 1 1 1 0 0	1.260 V	1 1 1 1 0 0	0.748 V
0 1 1 1 0 1	1.244 V	1 1 1 1 0 1	0.732 V
0 1 1 1 1 0	1.228 V	1 1 1 1 1 0	0.716 V
0 1 1 1 1 1	1.212 V	1 1 1 1 1 1	0.700 V


HFM Voltage
770 : 1.26V ~ 1.372V
730,740,750,760 : 1.26 ~ 1.356
In case of Deeper sheep, core voltage is 0.726V.

Rev. No	
------------	--

Rev. No	
------------	--








Single Channel Mode Signal Mapping.	
SO-DIMM 0	SO-DIMM 1
SM_CK [1:0]	SM_CK [4:3]
SM_CK* [1:0] (DDR2 support)	SM_CK* [4:3] (DDR2 support)
SM_CS* [1:0]	SM_CS* [3:2]
SM_CKE [1:0]	SM_CK [3:2]
SM_ODT [1:0] (DDR2 support)	SM_ODT [3:2] (DDR2 support)
SA_BS [2:0]	SB_BS [2:0]
SA_MA [13:0]	SB_MA [13:0]
SA_RAS*	SB_RAS*
SA_CAS*	SB_CAS*
SA_WE*	SB_WE*
SA_DQ [63:0]	
SA_DQS [7:0]	
SA_DQS* [7:0]	
SA_DM [7:0]	


This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

1




Rev.
No.

116



Rev. No	
------------	--

DDR2 SO-DIMM #1
Top



SMBUS ADDR " A2h"

COM-22C-015(1996.6.5) REV. 3										d:/users/desk27/mentor/venice/ql/venice-q									
------------------------------	--	--	--	--	--	--	--	--	--	---	--	--	--	--	--	--	--	--	--

e near GMCH





Place near SO-DIMM0

Place near SO-DIMM1

This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No




DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN ICH6-M (1/4)	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	15	OF 49

Rev.
No


Rev.
No


AC caps : PCIE need to be within 250mils of the driver
Resistor for Test : Place Stuffing Option to minimize stubs




Rev.
No


4 / 5








DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN LCD INTERFACE	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	19	OF 49



Rev. No	
------------	--




This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev.
No

Place this near PCI6515 J18,J17
in order to minimize the stub.

These signals impedance should be differential 110ohm,
and are treated like USB2.0 signal.





DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN CARDBUS (2/2)	SAMSUNG Dell
CHECK	KIM, MK	DEV. STEP	QT			PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	23	OF 49

This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


Rev.
No






Rev. No	
------------	--

Rev. No	
------------	--



Rev.
No


Rev.
No




DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN MACALLAN III (1/2)	
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	LAST EDIT		December 10, 2004 2:14:59 PM			
				PART NO.		BA41-00454A


Rev.
No


Rev.
No



DRAM	LEE, SE	DATE	12/10/2004	TITLE VENICE MAIN MACALLAN III (2/2)	SAMSUNG DOLL PART NO. BA41-00454A
CHECK	KIM, MK	DEV. STEP	QT		
APPROVAL	LEE, BL	REV	A00		
MODULE CODE	LAST EDIT				
December 10, 2004 2:14:59 PM				PAGE	28 OF 49










Rev.
No



Rev.
No



MDC connector



This supporter will be used for MDC cable.




```
d:/users/desk27/mentor/venice/qt/venice_qt
```

Rev.
No

Rev.
No





No Wake On Wireless LAN



This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

Rev. No



DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN	SAMSUNG Dell
CHECK	KIM, MK	DEV. STEP	QT		QUICK SWITCH	PART NO. BA41-00454A
APPROVAL	LEE, BL	REV	A00			
MODULE CODE		LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	35	OF 49

Rev.
No

116




	1
d:/users/desk27/mentor/venice/qt/venice_q	

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited

"Charge Current & Voltage Setting."

		352P/3S3F
KBC3_ SYSCHG24	HI (2400)	3.78A
	LO (2600)	4.17A
VCHG		12.94V

$$\begin{aligned} I_{limit} &= (V_{CL}/V_{ref}) * (0.075/R_{sense1}) \\ &= 3.0A \end{aligned}$$



DRAM	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN CHARGER DC-IN JACK	SAMSUNG DOLL
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM			
					PAGE	37 OF 49
					PART NO.	BA41-00454A

This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited


1




DRAM	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN P3.3V_LAN P5V_AUX	
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00			
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM			
				PAGE	38	OF 49

Rev.
No

Rev.
No







Rev.
No

Rev.
No



Rev.
No





Rev. No	
------------	--

Rev. No	
------------	--




DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN LED Connector		PART NO.	BA41-00451A
CHECK	KIM, MK	DEV. STEP	QT					
APPROVAL	LEE, BL	REV	A00					
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM					

Rev. No	
------------	--

The schematic diagram illustrates the power distribution network (PDN) for the MT500 GR2032WC. It shows the connection of various components to the power planes (PCB and RBATT500). The components are organized into rows labeled A, B, C, and D.


- Row D:** MT501 (RMNT-26-70-1P) is connected to the RBATT500 plane. MT500 (GR2032WC) is connected to the PCB plane.
- Row C:** MT510 (RMNT-47-77-1P) and MT509 (RMNT-47-77-1P) are connected to the RBATT500 plane.
- Row B:** MT520 (RMNT-25-50-1P), MT516 (RMNT-25-50-1P), MT519 (RMNT-25-50-1P), and MT517 (RMNT-25-50-1P) are connected to the RBATT500 plane. MT515 (RMNT-30-70-1P), MT502 (RMNT-30-70-1P), MT507 (RMNT-30-70-1P), MT503 (RMNT-30-70-1P), MT514 (RMNT-30-70-1P), MT500 (RMNT-30-70-1P), MT504 (RMNT-30-70-1P), and MT506 (RMNT-30-70-1P) are connected to the PCB plane.
- Row A:** MT512 (RMNT-30-70-1P) is connected to the RBATT500 plane. EMI3, EMI2, EMI500, EMI6, EMI7, EMI8, and EMI5 are connected to the PCB plane.



These are for ICT using.


PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/M/M/D)	REVISION	STEP
1	N.C.	04/04/02	0.1	X00
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

REV500
1
2 3




DATE	LEE, SE	12/10/2004	TITLE VENICE MAIN MOUNT HOLE			
CHECK	KIM, MK	DEV. STEP				QT
APPROVAL	LEE, BL	REV				A00
MODULE CODE	LAST EDIT					December 10, 2004 2:14:59 PM

Main to Touchpad IF board



Firm Ware Daughter Board



AMD : Pin 10 is RESET* ; Pin12 is RY/BY*
SST : Pin 10, 12 are NC.

DRAW	LEE, SE	DATE	12/10/2004	TITLE	VENICE MAIN	SAMSUNG DELL
CHECK	KIM, MK	DEV. STEP	QT			
APPROVAL	LEE, BL	REV	A00	Firmware DAUGHTER BOARD	PART NO.	BA41-00454A
MODULE CODE	undefined	LAST EDIT	December 10, 2004 2:14:59 PM	PAGE	47	OF 49

Rev. No	
------------	--

D

- VOL_DOWN
- VTTWRGD
- AUD3_EAPD
- AUD3_SPKR
- BAT1_LED•
- BAT2_LED•
- BOARD_ID0
- BOARD_ID1
- BOARD_ID2
- BOARD_ID3
- CB3_CCD1•
- CB3_CCD2•
- CB3_CGNT•
- CB3_CINT•

- ☐ ICH_PWR0K
- ☐ IDE3_CS1*
- ☐ IDE3_CS3*
- ☐ IDE3_D<0>
- ☐ IDE3_D<1>
- ☐ IDE3_D<2>
- ☐ IDE3_D<3>
- ☐ IDE3_D<4>
- ☐ IDE3_D<5>
- ☐ IDE3_D<6>
- ☐ IDE3_D<7>
- ☐ IDE3_D<8>
- ☐ IDE3_DREQ

- ADAPTER_IN
- BREATH_LED
- CB3_CAD(0)
- CB3_CAD(1)
- CB3_CAD(2)
- CB3_CAD(3)
- CB3_CAD(4)
- CB3_CAD(5)
- CB3_CAD(6)
- CB3_CAD(7)
- CB3_CAD(8)
- CB3_CAD(9)
- CB3_CAUDIO
- CB3_CCBFO*

- ☐ DCK_AD(10)
- ☐ DCK_AD(11)
- ☐ DCK_AD(12)
- ☐ DCK_AD(13)
- ☐ DCK_AD(14)
- ☐ DCK_AD(15)
- ☐ DCK_AD(16)
- ☐ DCK_AD(17)
- ☐ DCK_AD(18)
- ☐ DCK_AD(19)
- ☐ DCK_AD(20)
- ☐ DCK_AD(21)
- ☐ DCK_AD(22)
- ☐ DCK_AD(23)

- LINE_OUT_L
- LINE_OUT_R
- P3V_SUS_ON
- PC13_AD(0)
- PC13_AD(1)
- PC13_AD(2)
- PC13_AD(3)
- PC13_AD(4)
- PC13_AD(5)
- PC13_AD(6)
- PC13_AD(7)
- PC13_AD(8)

- CB3_CAD(22)
- CB3_CAD(23)
- CB3_CAD(24)
- CB3_CAD(25)
- CB3_CAD(26)
- CB3_CAD(27)
- CB3_CAD(28)
- CB3_CAD(29)
- CB3_CAD(30)
- CB3_CAD(31)
- CB3_CFRAME*
- CB3_CSTSCG*
- CHP3_LDRQ*
- CHP3_LDRQ1*

c

- ☐ VOL_UP
- ☐ CB3_A18
- ☐ CB3_A19
- ☐ CB3_D14
- ☐ DCK_PAR
- ☐ HDD_LED
- ☐ IDE3_A0
- ☐ IDE3_A1
- ☐ IDE3_A2
- ☐ NB_MUTE
- ☐ QBUFEN*
- ☐ SC3_DATA
- ☐ STICK_X
- ☐ STICK_Y
- ☐ TPM_EN*

- ☐ CB3_CLOCK
- ☐ CB3_CREQ
- ☐ CB3_CRST
- ☐ CB3_LATCH
- ☐ CHP3_PME
- ☐ CHP3_SPKR
- ☐ CLK3_CB48
- ☐ CPU1_ADS
- ☐ CPU1_BNR
- ☐ CPU1_HIT
- ☐ CPU1_INTR
- ☐ CPU1_RS0
- ☐ CPU1_RS1
- ☐ CPU1_RS2
- ☐ CPU1_SL0
- ☐ CPU1_SL1

- IDE3_10R*
- IDE3_10W*
- IDE3_LED*
- KBC3_A20G*
- KBC3_FCS*
- KBC3_FRD*
- KBC3_FWR*
- KBC3_PSID
- KBC3_SPKR
- KBC5_CLKK
- KBC5_MCLK
- KBC5_TCLK

- PC13_PME*
- PC13_PST*

- CB3_CCBE1*
- CB3_CCBE2*
- CB3_CCBE3*
- CB3_CIRDY*
- CB3_CPERR*
- CB3_CSERR*
- CB3_CSTOP*
- CB3_CTRDY*

- CLK3_AUD14

☐ DCK_AD(24)
☐ DCK_AD(25)
☐ DCK_AD(26)
☐ DCK_AD(27)

☐ DCK_AD(30)
☐ DCK_AD(31)
☐ DCK_FRAME*
☐ DCK_LAD(0)
☐ DCK_LAD(1)
☐ DCK_LAD(2)
☐ DCK_LAD(3)
☐ DCK_PIRQA*
☐ DCK_SERIROA*
☐ DCK_DET1*

- ☐ PC13_AD(9)
- ☐ PC13_CBE0
- ☐ PC13_CBE1
- ☐ PC13_CBE2
- ☐ PC13_CBE3
- ☐ PC13_GNT0
- ☐ PC13_GNT1
- ☐ PC13_GNT3
- ☐ PC13_INTA
- ☐ PC13_INTB
- ☐ PC13_INTC
- ☐ PC13_INTD
- ☐ PC13_IRDY
- ☐ PC13_PERR
- ☐ PC13_RE00
- ☐ PC13_RE01

- ☐CHP3_SERIRQ
- ☐CHP3_SLP53
- ☐CHP3_SLP55

- ☐CLK3_PCLKCB
- ☐CLK3_PWRGD
- ☐CLK3_SMBCLK

R

- USB_EN*
- ATF_INT*
- CB3_CCLK
- CB3_CPAR
- CB3_CVS1
- CB3_CVS2
- CB3_DATA
- CB3_SPKR
- CPU1_NMI
- DCK_DCIN
- DCK_PME*
- HP_OUT_L
- HP_OUT_R

- DCK_AD(0)
- DCK_AD(1)
- DCK_AD(2)
- DCK_AD(3)
- DCK_AD(4)
- DCK_AD(5)
- DCK_AD(6)
- DCK_AD(7)
- DCK_AD(8)
- DCK_AD(9)
- DCK_CBE0
- DCK_CBE1
- DCK_CBE2

- ☐ PL13_RST*
- ☐ POWER_SW*
- ☐ RUN_PWROK
- ☐ SC3_DETEC
- ☐ SFI_RESET
- ☐ SI03_IRRX
- ☐ SI03_IRTX
- ☐ SIO_FA(0)
- ☐ SIO_FA(1)
- ☐ SIO_FA(2)
- ☐ SIO_FA(3)
- ☐ SIO_FA(4)
- ☐ SIO_FA(5)
- ☐ SIO_FA(6)

- CLK3-ICH14
- CLK3-SIO14
- CLK3-SSICIN
- CLK3-USB48
- CPU1-A20M
- CPU1-BPRI
- CPU1-BREQ
- CPU1-DBI0
- CPU1-DBI1
- CPU1-DBI2
- CPU1-DBI3
- CPU1-DBSY
- CPU1-DPWR
- CPU1-DRDY

- IDE3_D(10)
- IDE3_D(11)
- IDE3_D(12)
- IDE3_D(13)
- IDE3_D(14)
- IDE3_D(15)
- IDE3_DACK*
- IMVP_PWRGD
- KBC3_ALWON
- KBC3_PWRON
- KBC2_TURPM

- PC13_REQ3•
- PC13_SERR•
- PC13_STOP•
- PC13_TRDY•
- PLT3_RSTF•
- REFCLK_SEL
- RESET_OUT•
- SIO_FA(10)
- SIO_FA(11)
- SIO_FA(12)
- SIO_FA(13)
- SIO_FA(14)
- SIO_FA(15)

1

☐ LCD_TEST
☐ PC13_PAR
☐ SMB3_CLK
☐ STICK_V+
☐ SUSPWOK
☐ TV03_C_R
☐ TV03_Y_G

- ☐ DCK_GNT0
- ☐ DCK_IDSEL
- ☐ DCK_IRDY
- ☐ DCK_LOCK
- ☐ DCK_PERR
- ☐ DCK_SERR
- ☐ DCK_STOP
- ☐ DCK_TRDY
- ☐ DEBUG_OUT

- ☐ \$IO_FA(7)
- ☐ \$IO_FA(8)
- ☐ \$IO_FA(9)
- ☐ \$IO_FD(0)
- ☐ \$IO_FD(1)
- ☐ \$IO_FD(2)
- ☐ \$IO_FD(3)
- ☐ \$IO_FD(4)
- ☐ \$IO_FD(5)

- CPU1_FERR•
- CPU1_HITM•
- CPU1_INIT•
- CPU1_LOCK•
- CPU1_TRDY•

- ☐ KBC5_KDATA
- ☐ KBC5_MDATA
- ☐ KBC5_TDATA

- ☐ LCD2_VDDEN
- ☐ LID_CLOSE

- ☐ SIO_FA(16)
- ☐ SIO_FA(17)
- ☐ SIO_FA(18)
- ☐ SIO_FA(19)
- ☐ SOUND_MUTE
- ☐ SPDIF_SHDN
- ☐ THERM_STP*

- ☐ DOCK_DET
- ☐ DOCK_PSID
- ☐ DVI3_SCLK
- ☐ DVI3_SDAT
- ☐ FAN3_TACH

- SIO_FD(6)
- SIO_FD(7)
- SMB3_DATA
- STICK_GND
- TV03_COMP

- USB3_0C0*
- USB3_0C3*
- USB3_0C4*

- VGA3_HSYNC
- VGA3_VSYNC
- 5V_CAL_SIO
- AUDIO_MUTE
- BT_RADIO_0
- CB3_CAD<10
- CB3_CAD<11
- CB3_CAD<12
- CB3_CAD<13
- CB3_CAD<14
- CB3_CAD<15
- CB3_CAD<16
- CB3_CAD<17
- CB3_CAD<18
- CB3_CAD<19
- CB3_CAD<20
- CB3_CAD<21

4	3	2	1
---	---	---	---

This Sheet of Engineering drawings and specifications contains Confidential, Trade Secret and other Proprietary information of Dell Computer Corporation ("Dell"). This document may not be transferred or copied without the express written authorization of Dell. In addition, neither this sheet nor the information it contains may be used by or disclosed to any third party without Dell's express written consent.				Rev. No																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
This drawing is property of SEC, Use or copy of this drawing without proper permission of the appropriate technical-document managing department is prohibited																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				
D																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																				