

Fonseca UMA Schematics Document

rPGA988A Mobile Arrandale

Intel Ibex Peak-M

2009-11-03

REV : X01


DY : Nopop Component
B_TPM:Use Lom TPM
C_TPM:Use China TPM

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size Custom	Document Number Fonseca UMA		Rev X01
Date: Tuesday, November 03, 2009	Sheet	1	of 82

Fonseca UMA Block Diagram


	DF3-14	DF3
Project code	91.4GN01.001	91.4EQ01.001
PCB P/N	48.?????.0SB	48.?????.0SB
Revision	09276 - SB	09226 - SB



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram**
Size: Custom
Document Number: **Fonseca UMA**
Date: Thursday, October 29, 2009
Sheet: 2 of 82
Rev: **X01**



Regulator

LDO

Switch

PCH
ibex Peak-M

H14 C8

G12 E10

EC
MEC5045

A5 B6

A50 B53

A7 B7

A2 B4 A3


B5 A4

A56 B59


B50 A47

B49 B48


A49 B52



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev: 1.6

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ ~ 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ ; do not stuff resistor
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-k resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_VCCQ with 8.2-kΩ weak pull-up resistor [CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology: Leave floating (internal pull-down).
NV_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HDA_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1): Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1K pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Calpella Schematic Checklist Rev: 1.6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

PCIE Routing

LANE1	WWAN
LANE2	WLAN
LANE3	PCMCIA
LANE4	Express Card
LANE5	None
LANE6	10M/100M/1G LAN
LANE7	Not available for HM55
LANE8	Not available for HM55

USB Routing

USB	
Pair	Device
0	USB0 @ MB
1	USB1 @ MB
2	USB2 @ IO Board
3	USB3 @ IO Board
4	WLAN
5	Bluetooth
6	Not available for HM55
7	Not available for HM55
8	DOCKING PORT1
9	DOCKING PORT2
10	Finger Printer
11	Camera
12	PCCard / SmartCard
13	WWAN

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Date:

Thursday, October 29, 2009

Sheet

6 of 82



Table of Content

Fonseca UMA

Rev


X01

SSID = CLOCK




X01-43

23 DREFCLK#
23 DREFCLK
23 CLKIN_DMI#
23 CLKIN_DMI
23 CLK_PCIE_SATA#
23 CLK_PCIE_SATA
23 CLK_CPU_BCLK#
23 CLK_CPU_BCLK





CLK_PCH_DREFCLK1#
CLK_PCH_DREFCLK1
CLK_IN_DMI#
CLK_IN_DMI
CLK_PCIE_SATA1#
CLK_PCIE_SATA1
CLK_CPU_BCLK1#
CLK_CPU_BCLK1




SLG8SP585VTR-GP

27MHZ#
27MHZ_SS
CPU_STOP#
CKPWRGD/PD#
REF_0/CPU_SEL
XTAL_IN
XTAL_OUT
SDA
SCL


Main Source: 71.08585.003 (SLG8SP585VTR)
2nd Source: 71.93197.003 (ICS9LRS3197AKLFT)
3rd Source: 71.28748.A03 (SL28748ELCT)



FSC	0	1
SPEED	133MHz (Default)	100MHz



X01.09/0918




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title: **Clock Generator - SLG8SP585**

Size A3 Document Number **Fonseca UMA** Rev **X01**






Date: Thursday, October 29, 2009 Sheet 7 of 82




SSID = CPU



Processor Compensation Signals



JTAG MAPPING



Scan Chain (Default)	Stuff --> R929, R901, R932 No Stuff --> R930, R931
CPU Only	Stuff --> R929, R930 No Stuff --> R901, R931, R932
GMCH Only	Stuff --> R931, R932 No Stuff --> R929, R930, R901

<Core Design>

SSID = CPU

18 M_A_DQ[63..0] <<>>

M_A DQ0 A10
M_A DQ1 C10
M_A DQ2 G7
M_A DQ3 A7
M_A DQ4 B10
M_A DQ5 D10
M_A DQ6 E10
M_A DQ7 A8
M_A DQ8 D8
M_A DQ9 F10
M_A DQ10 E8
M_A DQ11 F7
M_A DQ12 E9
M_A DQ13 B7
M_A DQ14 E7
M_A DQ15 C8
M_A DQ16 H10
M_A DQ17 G8
M_A DQ18 K7
M_A DQ19 J8
M_A DQ20 G7
M_A DQ21 G10
M_A DQ22 J7
M_A DQ23 J10
M_A DQ24 L7
M_A DQ25 M6
M_A DQ26 M8
M_A DQ27 L9
M_A DQ28 L6
M_A DQ29 K8
M_A DQ30 N8
M_A DQ31 P9
M_A DQ32 AH5
M_A DQ33 AF5
M_A DQ34 AK6
M_A DQ35 AK7
M_A DQ36 AF6
M_A DQ37 AG5
M_A DQ38 AJ7
M_A DQ39 AJ6
M_A DQ40 AJ10
M_A DQ41 AJ9
M_A DQ42 AL10
M_A DQ43 AK12
M_A DQ44 AK8
M_A DQ45 AL7
M_A DQ46 AK11
M_A DQ47 AL8
M_A DQ48 AN8
M_A DQ49 AM10
M_A DQ50 AR11
M_A DQ51 AL11
M_A DQ52 AM9
M_A DQ53 AN9
M_A DQ54 AT11
M_A DQ55 AP12
M_A DQ56 AM12
M_A DQ57 AN12
M_A DQ58 AM13
M_A DQ59 AT14
M_A DQ60 AT12
M_A DQ61 AL13
M_A DQ62 AR14
M_A DQ63 AP14

CPU1C 3 OF 9
SA_DQ0 SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61 SA_DQ62 SA_DQ63

AUBURNDALE

DDR SYSTEM MEMORY A

AA6 M_CLK_DDR0 18
AA7 M_CLK_DDR#0 18
P7 M_CKE0 18
Y6 M_CLK_DDR1 18
Y5 M_CLK_DDR#1 18
P6 M_CKE1 18
AE2 M_CS#0 18
AE8 M_CS#1 18
AD8 M_ODT0 18
AF9 M_ODT1 18
B9 M_A DM0
D7 M_A DM1
H7 M_A DM2
M7 M_A DM3
AG6 M_A DM4
AM7 M_A DM5
AN10 M_A DM6
AN13 M_A DM7
C9 M_A DQS#0
F8 M_A DQS#1
J8 M_A DQS#2
N9 M_A DQS#3
AH7 M_A DQS#4
AK9 M_A DQS#5
AP11 M_A DQS#6
AT13 M_A DQS#7
C8 M_A DQS0
F9 M_A DQS1
H9 M_A DQS2
M9 M_A DQS3
AH8 M_A DQS4
AK10 M_A DQS5
AN11 M_A DQS6
AR13 M_A DQS7
Y3 M_A A0
W1 M_A A1
AA8 M_A A2
AA3 M_A A3
V1 M_A A4
AA9 M_A A5
V8 M_A A6
T1 M_A A7
Y9 M_A A8
UB M_A A9
AD4 M_A A10
T2 M_A A11
U3 M_A A12
AG8 M_A A13
T3 M_A A14
V9 M_A A15

19 M_B_DQ[63..0] <<>>

M_B DQ0 B5
M_B DQ1 A5
M_B DQ2 C3
M_B DQ3 B3
M_B DQ4 E4
M_B DQ5 A4
M_B DQ6 A6
M_B DQ7 C4
M_B DQ8 D1
M_B DQ9 D2
M_B DQ10 F2
M_B DQ11 F1
M_B DQ12 C2
M_B DQ13 F2
M_B DQ14 F3
M_B DQ15 G4
M_B DQ16 H6
M_B DQ17 G2
M_B DQ18 J6
M_B DQ19 J3
M_B DQ20 G1
M_B DQ21 G5
M_B DQ22 J2
M_B DQ23 J1
M_B DQ24 J5
M_B DQ25 L3
M_B DQ26 L1
M_B DQ27 K5
M_B DQ28 K2
M_B DQ29 K4
M_B DQ30 M4
M_B DQ31 N5
M_B DQ32 AF3
M_B DQ33 AG1
M_B DQ34 AJ3
M_B DQ35 AK1
M_B DQ36 AG4
M_B DQ37 AG3
M_B DQ38 AJ4
M_B DQ39 AH4
M_B DQ40 AK3
M_B DQ41 AK4
M_B DQ42 AM6
M_B DQ43 AN2
M_B DQ44 AK5
M_B DQ45 AK2
M_B DQ46 AM4
M_B DQ47 AM3
M_B DQ48 AP3
M_B DQ49 AN5
M_B DQ50 AT4
M_B DQ51 AN6
M_B DQ52 AN6
M_B DQ53 AN4
M_B DQ54 AT5
M_B DQ55 AT6
M_B DQ56 AN7
M_B DQ57 AP6
M_B DQ58 AP8
M_B DQ59 AT9
M_B DQ60 AT7
M_B DQ61 AP9
M_B DQ62 AR10
M_B DQ63 AT10

CPU1D 4 OF 9
SB_DQ0 SB_DQ1 SB_DQ2 SB_DQ3 SB_DQ4 SB_DQ5 SB_DQ6 SB_DQ7 SB_DQ8 SB_DQ9 SB_DQ10 SB_DQ11 SB_DQ12 SB_DQ13 SB_DQ14 SB_DQ15 SB_DQ16 SB_DQ17 SB_DQ18 SB_DQ19 SB_DQ20 SB_DQ21 SB_DQ22 SB_DQ23 SB_DQ24 SB_DQ25 SB_DQ26 SB_DQ27 SB_DQ28 SB_DQ29 SB_DQ30 SB_DQ31 SB_DQ32 SB_DQ33 SB_DQ34 SB_DQ35 SB_DQ36 SB_DQ37 SB_DQ38 SB_DQ39 SB_DQ40 SB_DQ41 SB_DQ42 SB_DQ43 SB_DQ44 SB_DQ45 SB_DQ46 SB_DQ47 SB_DQ48 SB_DQ49 SB_DQ50 SB_DQ51 SB_DQ52 SB_DQ53 SB_DQ54 SB_DQ55 SB_DQ56 SB_DQ57 SB_DQ58 SB_DQ59 SB_DQ60 SB_DQ61 SB_DQ62 SB_DQ63

AUBURNDALE

DDR SYSTEM MEMORY - B

W8 M_CLK_DDR2 19
W9 M_CLK_DDR#2 19
M3 M_CKE2 19
V7 M_CLK_DDR3 19
V6 M_CLK_DDR#3 19
M2 M_CKE3 19
AB8 M_CS#2 19
AD6 M_CS#3 19
AC7 M_ODT2 19
AD1 M_ODT3 19
D4 M_B DM0
E1 M_B DM1
H3 M_B DM2
K1 M_B DM3
AH1 M_B DM4
AL2 M_B DM5
AR4 M_B DM6
AT8 M_B DM7
M_B_DM[7..0] 19
M_B_DQS[7..0] 19
M_B_DQS[7..0] 19
M_B_A[15..0] 19
D5 M_B DQS#0
F4 M_B DQS#1
J4 M_B DQS#2
L4 M_B DQS#3
AH2 M_B DQS#4
AL4 M_B DQS#5
AR5 M_B DQS#6
AR8 M_B DQS#7
C5 M_B DQS0
E3 M_B DQS1
H4 M_B DQS2
M5 M_B DQS3
AG2 M_B DQS4
AL5 M_B DQS5
AP5 M_B DQS6
AR7 M_B DQS7
U5 M_B A0
V2 M_B A1
T5 M_B A2
V3 M_B A3
R1 M_B A4
T8 M_B A5
R2 M_B A6
R6 M_B A7
R4 M_B A8
R5 M_B A9
AR5 M_B A10
P3 M_B A11
R3 M_B A12
AF7 M_B A13
P5 M_B A14
N1 M_B A15

18 M_A_BS0 <<>> AC3
18 M_A_BS1 <<>> AB2
18 M_A_BS2 <<>> U7

SA_BS0 SA_BS1 SA_BS2

18 M_A_CAS# <<>> AE1C
18 M_A_RAS# <<>> AB3C
18 M_A_WE# <<>> AE9C

SA_CAS# SA_RAS# SA_WE#

19 M_B_BS0 <<>> AB1
19 M_B_BS1 <<>> W5
19 M_B_BS2 <<>> R7

SB_BS0 SB_BS1 SB_BS2

19 M_B_CAS# <<>> AC5
19 M_B_RAS# <<>> Y7C
19 M_B_WE# <<>> AC6C

SB_CAS# SB_RAS# SB_WE#

<Core Design> GP

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
CPU - DDR (3/7)

Size A3 Document Number **Fonseca UMA** Rev **X01**

Date: Thursday, October 29, 2009 Sheet 10 of 82


SSID = CPU

SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor




CPU Piin AJ13 and AJ12:
Core voltage sense line.
Via from PGA pad to the back of the MB
and provide test point.
Do not route any additional trace.


VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled (Clarkfield only)




CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...






CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

X01-47



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.

SSID = CPU



Please note that
The VTT Rail values are
Arrandale for VTT=1.05V
Clarksfield for VTT=1.1V

The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

15A

4-CPU_GFXCORE

CPU1G

C1302 C1303 C1304 C1305 C1306 C1307 C1301 C1308

SC1006B3V5WX-3GP SC1006B3V5WX-3GP SC1006B3V5WX-3GP SC1006B3V5WX-3GP SC1006B3V5WX-3GP SC1006B3V5WX-3GP SC1006B3V3WX-3GP SC1006B3V3WX-3GP

AT21 AT19 AT18 AT16 AR21 AR19 AR18 AR16 AP21 AP19 AP18 AP16 AN21 AN19 AN18 AN16 AM21 AM19 AM18 AM16 AL21 AL19 AL18 AL16 AK19 AK18 AK16 AJ21 AJ19 AJ18 AJ16 AH21 AH19 AH18 AH16

VAXG1 VAXG2 VAXG3 VAXG4 VAXG5 VAXG6 VAXG7 VAXG8 VAXG9 VAXG10 VAXG11 VAXG12 VAXG13 VAXG14 VAXG15 VAXG16 VAXG17 VAXG18 VAXG19 VAXG20 VAXG21 VAXG22 VAXG23 VAXG24 VAXG25 VAXG26 VAXG27 VAXG28 VAXG29 VAXG30 VAXG31 VAXG32 VAXG33 VAXG34 VAXG35 VAXG36

X01-37

The schematic diagram illustrates the power supply section of the VTT1 board. It features two DC-DC converters, X01-37 and X01-38, which are powered by a +1.05V_VTT input. The 1A converter (X01-37) is shown with its output connected to 1.05V_VTT1. The 18A converter (X01-38) is shown with its output connected to 1.05V_VTT1. The schematic includes various capacitors (C1316, C1317, C1320, C1321, C1322, C1323) and connectors (J24, J23, H25, K26, J27, J26, J25, H27, G28, G27, G26, E26, E25, and VTT1).

[illegible]

Module Pin	Module Label	PCB Pin	PCB Label	TP1301 Pin	TP1301 Label
53	VAXG_SENSE	AR22	VAXG_SENSE	53	VAXG_SENSE
53	VSSAXG_SENSE	AT22	VSSAXG_SENSE	53	VSSAXG_SENSE
53	GFX_VID0	AM22	GFX_VID0	53	GFX_VID0
53	GFX_VID1	AP22	GFX_VID1	53	GFX_VID1
53	GFX_VID2	AN22	GFX_VID2	53	GFX_VID2
53	GFX_VID3	AP23	GFX_VID3	53	GFX_VID3
53	GFX_VID4	AM23	GFX_VID4	53	GFX_VID4
53	GFX_VID5	AP24	GFX_VID5	53	GFX_VID5
53	GFX_VID6	AN24	GFX_VID6	53	GFX_VID6
53	GFX_VR_EN	AR25	GFX_VR_EN	53	GFX_VR_EN
53	GFX DPRSLPVR	AM25	GFX DPRSLPVR	53	GFX DPRSLPVR
53	GFX_IMON	AM24	GFX_IMON	53	GFX_IMON

DR3 - 1.5V RAILS

1.8V



VCCPLL VTT1
VCCPLL VTT1
VCCPLL VTT1

1.1V

VTT1
VTT1
VTT1
VTT1
VTT1

Title			
CPU - GFXCORE (6/7)			
Size A3	Document Number		Rev
	Fonseca UMA		X01
Date: Thursday, October 29, 2009		Sheet 13 of	82

SSID = CPU



NCTF TEST PIN:
A35, AT1, AT35, B1, A3, A33, A34, AP1, AP35,
AR1, AR35, AT2, AT3, AT33, AT34, B35, C1, C35

VSS_NCTF#AR34
VSS_NCTF#B34
VSS_NCTF#B2

VSS_NCTF#B1	TP MCP VSS NCTF11	1	TP1401
VSS_NCTF#A35	TP MCP VSS NCTF21	1	TP1404
VSS_NCTF#AT1	TP MCP VSS NCTF41	1	TP1410
VSS_NCTF#AT35	TP MCP VSS NCTF31	1	TP1407
RSVD_NCTF#AT33			
RSVD_NCTF#AT34			
RSVD_NCTF#AP35			
RSVD_NCTF#AR35			
RSVD_NCTF#AT3			
RSVD_NCTF#AP1			
RSVD_NCTF#AT2			
RSVD_NCTF#C1			
RSVD_NCTF#A3			
RSVD_NCTF#C35			
RSVD_NCTF#B35			
RSVD_NCTF#A34			
RSVD_NCTF#A33			

All NCTF pins should be Test Points and should be routed as trace.

<Core Design>



Title				
CPU - VSS (7/7)				
Size A3	Document Number Fonseca UMA			Rev X01
Date: Thursday, October 29, 2009		Sheet	14 of	82

(Blank)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Fonseca UMA

Rev


X01

Date: Thursday, October 29, 2009


Sheet 16 of 82

(Blank)

SSID = Memory




SSID = Memory



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34







SO-DIMMB is placed farther from the Processor than SO-DIMMA

SSID = PCH




<Core Design>

SSID = PCH





BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI(Default)

```
PCI_GNT[3:0]#: Internal pull high during Strap
```




A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default



```
Danbury Technology:
Disabled when Low.
Enable when High.
```

USB	
Pair	Device
0	USB0 @ MB (Charger)
1	USB1 @ MB
2	USB2 @ IO Board
3	USB3 @ IO Board
4	WLAN
5	Bluetooth
6	Not available for HM55
7	Not available for HM55
8	DOCK1
9	DOCK2
10	Finger Printer
11	Camera
12	PCCard / SmartCard
13	WWAN



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Date: Thursday, October 29, 2009


Sheet 21 of 82

PCH - PCI/USB/NVRAM (2/9)


Fonseca UMA

Rev
X01









SSID = PCH







SSID = PCH







SSID = PCH



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs




SATA port 2 and 3 may not be available for all Ibex Peak SKUs.




integrated VccSusi_05,VccSusi_5,VccCL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


SSID = PCH



SSID = PCH



SSID = PCH



 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<i>PCH (8/9)</i>	
Size A3	Document Number Fonseca UMA
Date: Thursday, October 29, 2009	Sheet 27 of 82 Rev X01

SSID = PCH



(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Custom

Fonseca UMA


X01

Date: Thursday, October 29, 2009

Sheet 29 of 82












1

SSID = AUDIO




(Blank)

SSID = 1394



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
Flash Reader / 1394 / PCMCIA				
Size	Document Number			Rev
C	Fonseca UMA			X01
Date	Thursday, October 28, 2004	Sheet	32	of 32

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size
Custom

Document Number
Fonseca UMA

Rev
X01

Date: Thursday, October 29, 2009Sheet 33 of 82

SmartCard Chip
















SC_C4
This pin connects to the C4 pin of the Smart Card connector.
It is required to support ISO7816-10 synchronous type 2 cards.

VR filter.
An external capacitor shall connect to this terminal.

MODE0 / SC_LED	This terminal is an output indicating Smart Card activity; capable to drive an external LED device. The SC_LED terminal drives a low logic level during Smart Card data read/write activity, and is capable to source 12mA of IOL current to drive an external LED circuit. When RST# is asserted, this terminal is sampled to select the downstream port configuration for DP_DP and DP_DN (Internal Port 1).
	When sampled low (4.7k), the downstream port device is removable. When sampled high, the downstream port is a non-removable device. Includes internal input pull-up resistor.
MODE1	Test Pin. This terminal shall be externally connected to GND.
MODE2	Test Pin. This terminal shall be externally connected to GND.

RFIO_0	Contactless Smart Card Interface Signal 0 and 1. This signal provides detection and data communication with an external RF device.
RFIO_1	If contactless is disabled, then this terminal shall be pulled-down to GND through a pull-down resistor, or directly connected to GND.


Symbol : 71.05761.00U
Product : P802H (Rev:B0)



SSID = TCM

Symbol : Jetway, but linked to ZTE
Product : 71.08172.00W (ZTE)

China TPM Chip




Base Address	BA1 PIN3	BA0 PIN9
EE/EF	0	0
7E/7F	0	1
2E/2F	1	0
4E/4F	1	1

Default EE/EF as Amy recommended

	1(default)	0
PIN12	FLASH	SRAM


J has internal PU with PIN12.

SSID = KBC




Fonseca UMA Revision			
SYSTEM_ID	BOARD_ID Cap. Value	BOARD_ID Cap. Value	REV
	4700pF	240k ohm	X00
2k ohm	4700pF	130k ohm	X01
4700pF	4700pF	62k ohm	X02
	4700pF	33k ohm	-1

SSID = KBC



SSID = Thermal



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	Title	Date	Page
---	-------	------	------

Thermal, Fan controller

Fonseca UMA


X01

Date: Thursday, October 29, 2009

Sheet 39

2

Free Fall Sensor










SSID = Reset.Suspend

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power On Logic			
Size A3	Document Number		Rev X01
Date: Thursday, October 29, 2009		Sheet 41 of 82	

SSID = Reset . Suspend



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Power Plane Enable**

Size: Custom Document Number: **Fonseca UMA** Rev: **X01**

Date: Thursday, October 29, 2009 Sheet: 42 of 82

SSID = PWR.Support

Adapter In

PIN NAME DIFFERENCES

PIN	MAXIM	INTERSIL	BQ24745
1	GND	NC	ICREF
3	REF	VREF	VREF
4	CCS	ICOMP	EAO
5	CCI	NC	EAI
6	CCV	VCOMP	FBO
7	DAC	NC	CE
8	IINP	ICM	VICM
11	VDD	VDDSMB	VDDSMB
14	BATSEL	NC	NC
15	FBSA	VFB	VFB
16	FBSB	NC	NC
17	CSIN	CSON	CSON
18	CSIP	CSOP	CSOP
20	DLO	LGATE	LGATE
21	LDO	VDDP	VDDP
23	LX	PHASE	PHASE
24	DHI	UGATE	UGSTE
25	BST	BOOT	BOOT
26	VCC	VCC	ICOUT


"NC" means no-connect

DC IN

PIN	CONN	DC_IN+
PIN 4,5		DC_IN-
PIN 1		ID
PIN 6,7,8,9		GND

TABLE
MAXIM & INTERSIL BOM DIFFERENCES

REF DES	MAXIM	INTERSIL	TI
R411	8.45K 1%	DUMMY	DUMMY
C98	0.01uF	0.1uF	0.1uF
C459	0.1uF 10V	DUMMY	200P 10V
C5	1uF 10V	DUMMY	1uF 10V
R16	365K 1%	215K 1%	309K 1%
R434	0 5%	10 5%	0 5%
R414	0 5%	10 5%	0 5%
C473	DUMMY	0.22uF	0.1uF
C457	DUMMY	0.22uF	0.1uF
C442	0.01uF	DUMMY	DUMMY
C453	0.1uF 10V	DUMMY	DUMMY
C36	220pF 50V	DUMMY	DUMMY
D23	RB751V-40	DUMMY	RB751V-40
C58	3.3nF	DUMMY	DUMMY
R64	1 1%	0 5%	0 5%
R394	100 5%	0 5%	0 5%
R110	0 5%	8.45K 1%	8.45K 1%
R401	10K 5%	2.2K 5%	4.7K 5%
C441	0.01uF	0.01uF	DUMMY
C449	0.01uF	0.01uF	DUMMY
R397	1K 5%	DUMMY	DUMMY
Q41	ISS355	DUMMY	DUMMY
C16	1uF 10V	1uF 10V	DUMMY
R30	33 1%	33 1%	DUMMY
R408	DUMMY	DUMMY	0 5%
R400	DUMMY	DUMMY	200K 5%
R403	DUMMY	DUMMY	7.5K 5%
C450	DUMMY	DUMMY	51P 10V
C444	DUMMY	DUMMY	2000P 10V
C448	DUMMY	DUMMY	130P 10V
C446	DUMMY	DUMMY	0.1uF
C483	DUMMY	DUMMY	0.1uF
R438	10K 1%	10K 1%	DUMMY
R412	DUMMY	DUMMY	10K 5%
R440	15.8K 1%	15.8K 1%	DUMMY
R407	DUMMY	DUMMY	10K 5%
R9	0 5%	10 5%	0 5%
C482	DUMMY	DUMMY	DUMMY
C12	DUMMY	DUMMY	DUMMY
R435	0 5%	10 5%	0 5%



MAX 8731A/ISL88731

Adapter (W)	Trip Current (A)	R416	R502	R501	R504
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K

*R504 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

BQ247451

Adapter (W)	Trip Current (A)	R416	R502	R501	R504
65	3.17	57.6K	12.4K	205	24.3K
90	4.43	51.1K	16.9K	499	32.4K


*R504 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title		DC IN Jack
Size	Document Number	Rev
C	Fonseca UMA	X01
Date: Thursday, October 28, 2009		Sheet 43 of 82

```
SSID = PWR.Support
```




SSID = RBATT

Batt Connector



SSID = Charger



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1.150

Size

C	For
---	-----


Date: Thursday, October 29, 2009

Battery Charger

Fonseca UMA

X01

SSID = PWR.Plane.Regulator_5v3p3v



Core Design

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Fonseca UMA

Rev
X01

Date: Thursday, October 29, 2009

Sheet 48 of 82


Reserve

SSID = PWR.Plane.Regulator_1p05v

(Blank)

SSID = PWR.Plane.Regulator_1p8v

LDO for +1.8V_RUN



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC to DC +1.8V RUN

Size
A3

Document Number


Fonseca UMA

Rev
X01


Date: Thursday, October 29, 2009

Sheet 51 of 82

```
Frequency setting
420K  -->290KHz
200K  -->340KHz
100K  -->380KHz
 39K  -->430KHz
```





SSID = CPU.GFX.Regulator




SSID = VIDEO


LED Location from left to right




x01.09/0825



Near LCD1 CONN




SSID = VIDEO



SSID = Inverter

LED BACKLIGHT CONVERTER POWER



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LCD

Size	
Custom	

Document Number





Fonseca UMA

Date: Thursday, October 29, 2009

Sheet 54 of 82


Rev	X01
-----	-----

SSID = VIDEO



MAX4885E has internal ESD protection and internal level shift

Layout Note:
*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



CRT Connector

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
CRT			
Size A3	Document Number	Rev X01	
Fonseca UMA			
Date: Thursday, October 29, 2009	Sheet 55	of 82	

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Fonseca UMA

Rev
X01

Date: Thursday, October 29, 2009

Sheet 56 of 82

Reserve

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Fonseca UMA

Rev
X01

Date: Thursday, October 29, 2009

Sheet 57 of 82

Reserve

SSID = CPU

SSID = Thermal


X01-7

X01-48


SSID = PCH

A 33 ohm series resistor should be placed within 1 inch (or 25.4 mm) of the PCH to source terminate the interface.

SSID = SATA SATA ODD Connector




SSID = SATA SATA HDD Connector




SATA HDD Interface comment

--- GND
RX+
RX-
TX-
TX+
--- GND


----- 3.3V
----- 3.3V
----- 3.3V
--- GND
--- GND / Dell Detected Pin
--- GND
----- 5V
----- 5V
----- 5V
--- GND
(Dell: FFS_INT for supported HDD)
--- GND
----- 12V (No support)
----- 12V (No support)
----- 12V (No support)



SSID = AUDIO




SSID = AUDIO



AFTP6003	1	AUD_SPK_L+ R
AFTP6004	1	AUD_SPK_L- R
AFTP6005	1	AUD_SPK_R+ R
AFTP6001	1	AUD_SPK_R- R
AFTP6006	1	SPEAKER_DET#

SSID = AUDIO




SSID = LOM

(Blank)

SSID = Flash.ROM

Pin.2
From Intel checklist,
SPI_CS0#/CS1#
No series resistor required
if routing length is 1.5"-6.5"
(with 1 or 2 SPI device)




Pin.6
Intel checklist
No series resistor required if routing length is 1.5"-6.5"
(with 1 or 2 SPI device)



X01-2


- #1 source: 72.25Q16.001 (2MB, Winbond)
- #2 source: 72.25165.A01 (2MB, MXIC)
- #3 source: 72.25016.D01 (2MB, SST)
- #1 source: 72.25Q32.A01 (4MB, Winbond)
- #2 source: 72.25325.A01 (4MB, MXIC)

SSID = USB



S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D





SSID = Wireless



DEBUG PINS

JM16 Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	B44
17	HOST_DEBUG_RX	B46
19	8051_TX	B43
42	8051_RX	A40

MiniCard WLAN connector





<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
WLAN / Serial Out Connector			
Size	Document Number	Rev	
Custom	Fonseca UMA	X01	
Date: Thursday, October 29, 2009		Sheet 64	of 82

SSID = Wireless



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

WWAN

Size
A3

Document Number

Fonseca UMARev
X01

Date: Thursday, October 29, 2009


Sheet	65	of	82
-------	----	----	----

SSID = User.interface

LED Location from left to right
(MB, Top View)

CAPS NUM SCRLK
LED6602 LED6603 LED6601


SCRLK LED



CAPS LED

NUM LED

BREATH POWER LED




WIMAX LED

WWAN LED

WLAN LED

X01-5




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	LED	
Size	Document Number	Rev
A3	Fonseca UMA	X01
Date:	Thursday, October 29, 2009	Sheet 66 of 82

SSID = SmartCard



SSID = Touch.Pad

TouchPad Connector




Touch PAD Module Side

16 TP_DET#
15 GND
14 GND
13 BC_CLK (ECE1077)
12 BC_DAT (ECE1077)
11 BC_INT# (ECE1077)
10 3.3V_ALW
09 3.3V_RUN (Internal NC)
08 PS2_CLK
07 PS2_DATA
06 5V_RUN (Backlight, No Use)
05 5V_ALW (Chip change to use 3V, NC)
04 PWM (Backlight, No Use)
03 GND (Backlight, No Use)
02 GND
01 Diag_loop

<Core Design>


```
SSID = User.interface
```



```
1st : 74.06781.07B (AKE)
2nd : 75.03212.060 (Allegro)
```



LPC Debug port

X01-8






JTAG Debug port

X01-8



<Core Design>


SSID = 1394






DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
1394 Connector / Flash Socket			
Size A3	Document Number		Rev X01
Fonseca UMA			
Date:	Tuesday, November 03, 2009	Sheet	71 of 82






SSID = CARDBUS



CBS_CAD13, CBS_CAD15 Can be used
as Express Card USB differential pair.



```
SSID = ExpressCard
```



<Core Design>


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCMCIA / ExpressCard
-------	-----------------------------




Size A3	Document Number Fonseca UMA	Rev X01
Date: Thursday, October 29, 2009	Sheet 72 of	82

User.interface

Camera Power CTRL




Camera Connector




- AFTP7301 1 +CAMERA_VDD
- AFTP7302 1 USBP11+_R
- AFTP7303 1 USBP11-_R
- AFTP7304 1 CAM_MIC_CBL_DET#
- AFTP7305 1 AUD_DMIC_CLK_G C
- AFTP7306 1 AUD_DMIC_IN0_G

User.interface

Bluetooth Connector



- AFTP7307 1 +3.3V_RUN
- AFTP7308 1 COEX1_BT_ACTIVE
- AFTP7309 1 COEX2_WLAN_ACTIVE
- AFTP7310 1 USBP5+
- AFTP7311 1 USBP5-
- AFTP7312 1 BT_RADIO_DIS#
- AFTP7313 1 BT_LED
- AFTP7314 1 BT_DET#



MB BT CONN



PIN	Define	PIN	Define
1	GND	1	GND
2	USBP5+_R	12	USB_DP
3	USBP5-_R	11	USB_DN
4	GND	10	GND
5	BT_DET#	2	MOD_DET
6	BT_RADIO_DIS#	7	RADIO_DIS
7	COEX1_BT_ACTIVE	3	COEX1_BT_ACTIVE
8	COEX2_WLAN_ACTIVE	8	COEX2_WLAN_ACT
9	BT_LED	6	LINK_IND
10	+3.3V_RUN	9	3.3V
11	NC		
12	NC		

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Bluetooth / Camera / DMIC**
Size A3 Document Number: **Fonseca UMA** Rev **X01**
Date: Thursday, October 29, 2009 Sheet 73 of 82



SSID = Docking



SSID = DOCK CRT SWITCH



SSID = DOCK AUDIO




DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Docking IC / SW**


Size: A3 Document Number: **Fonseca UMA** Rev: **X01**

Date: Thursday, October 29, 2009 Sheet: 75 of 82

SSID = User.Interface



IO Board Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board CONN

Size
A3

Document Number

Fonseca UMA




Rev
X01

Date: Thursday, October 29, 2009

Sheet 76 of 82

SSID = User.interface

LED BD Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Board Connector

Size
A4


Document Number
Fonseca UMA

Rev
X01

Date: Thursday, October 29, 2009

Sheet 77 of 82

SSID = User.Interface



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer Board CONN

Size
A4

Document Number

Fonseca UMA


Rev
X01

Date: Thursday, October 29, 2009


Sheet 78 of 82

SSID = Mechanical


Hole




RF Cap.




Hole





RF Cap.




Hole



RF Cap.




X01-1




X01-29


RF Cap.



RF Cap.




Spring




X01-35

EMI Cap.



Unused Parts



EMI Cap.

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Unused Parts / EMI RF Cap.
Size A3 Document Number
Fonseca UMA
Date: Tuesday, November 03, 2009 Sheet 79 of 82
Rev **X01**

VERSION	DATE	NO	PAGE	Modified List	Issue Description	OWNER
X01	08/19	1	35	(remove) R3541 ; (change) R3537 to B_TPM group	LOM_TPM_EN# for B_TPM group control	EE
		2	54, 64, 72	(rename) F1 to FUSE5401 ; (rename) R2323 to (DY) R6402 (rename) R2320 to (DY) R7211 ; (rename) C7802 to (DY) C7226	Rename for schematic standardization Dummy R6402 and R7211 because traces already pull high.	EE
		3	27	(change) L2702, L2703 part.	Change coil for intel requirement.	EE
		4	27	(change) D2701, D2702 part.	Change diode for PSL vender.	EE
		5	9, 37	(remove) TP3710 (add) R3730 for H_SKTOCC# traces.	Dell requires add CPU socket detect function.	EE
		6	37	(remove) R3738	Just for JTAG debug, remove R3738 pull high.	EE
		7	37	(change) R3703 to 130k.	Board Version (X01).	EE
		8	34, 67	(add) R3411, C3409 to DY for CLK_SC_48M. (add) 0.1uF C6703 to DY for SC_DET#.	Remain AC term for SmartCard 48Mhz clock. Add 0.1uF for SC_DET#.	EE
		9	47	Update PU4701 symbol.	Correct error vender component P/N.	Power EE
	08/25	10	50	(DY) PR5007. (change) (DY) PD5001 part.	TPS51116 already built-in BST circuit. Change PD5001 to PSL vender.	Power EE
		11	42	(change) Q4207 part.	Change MOS part due to power demand.	EE
		12	54	(change) FUSE5401 part.	Use Poly-fuse instead of one time fuse.	EE
		13	54	(add) 100k R5401 to (DY) to GND.	Reserved dummy location for panel backlight control.	EE
		14	25	(change) TPM_ID1 pull high to +3.3V_RUN	Intel PCH EDS.	EE
		15	39	(change) U3901(SMSC EMC4002) to Rev.B	SMSC Version Change.	EE
		16	4, 35, 37	(modify) SMBus Diagram for LAN (change) KBC I2C1E group link to PCH1 and U3701 pull high +3.3V_ALW_PCH. (change) LAN SMBus from U3503 link to U3701.	Modify LAN SMBus for leakage from +3.3V_LAN to +3.3V_ALW_PCH.	EE
		17	54	(remove) R5423, R5424.	No need R pull high / down for eDP_AUX and eDP_AUX#.	EE
		18	32	(change) R3206 from 100k to 47k ohm.	For Ricoh R5U24x sequence (GBRST#).	EE
		19	32	(stuff) R2316, C2309, C2310, X2301, X2301.	Intel recommends use 25M Xtal for DCI signals.	EE
						ME

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Change List (1/3)	
		Title	
Size A3	Document Number Fonseca UMA	Rev X01	
Date: Thursday, October 29, 2009		Sheet 80 of 82	

VERSION	NO	PAGE	ACTION	reference	Issue Description	OWNER
X01	X01-1	79	Change	H10	14U change H10 PAD size	EE
	X01-2	62	Change	U6201, U6202	change BIOS part number	EE
	X01-3	52	ADD	PG5221~PG5226	combin 1.05V_RUN and 1.05V_VTT Circuit	EE
		49	remove	+1.05V_RUN Circuit		
	X01-4	9	Change	R915-->0 ohm, R920-->0 ohm		EE
	X01-5	66	ADD	D6603, D6602	combin WWAN, WIMAX and WLAN LED circuit	EE
			DY	R6615, Q6601, R6616, R6613		
	X01-7	58	DY	XDP1, R5808		EE
	X01-8	70	DY	LDBG1, JTAG1		EE
	X01-9	50	DY	PR5010	change discharge mode	EE
			ADD	PR5016		
	X01-10	36	Change	R3616-->1k, C360200>1U	modify TCM circuit	EE
			DY	R3606, R3607		
			remove	R3605		
	X01-11	42	Change	R4226--> 0805 size		EE
	X01-12	42, 37	Change	C4208-->150P, C4211-->4700P, R3707-->10K	Tuning S3 power sequence.	EE
			DY	PC5211		
	X01-13	46	ADD	PR4623, PR4624	Tuning power sequence.	EE
			DY	PR4624		
	X01-14	37	Change	change 1.05V_RUN_PWRGD to test pad	combin 1.05V_RUN and 1.05V_VTT Circuit	EE
	X01-15	20	Change	R2006-->110K, R2007-->110K		EE
	X01-16	74	Change	change DK1 part number	update dock connector	ME
	X01-17	46, 52 53, 12	Change	PU460-->FDS8880, PU4605-->FDS6676AS, PR4602-->73K2R2F PU5203-->SI7658ADP, PC5307-->SCD068U16V2KX PR5202-->73K2R2F, PR5328-->61K9R2F PC5319-->SC1KP50V2KX, PC5318-->SC330P50V2KX R1203-->0R2J-2	Power team suggest	power-EE
			remove	PU5204		
	X01-18	68	ADD	R6801, R6802	EMC team suggest	EMC
	X01-19	37	modfiy	connect X3701 pin2 and pin3 to GND		EE
	X01-20	32	modfiy	R3211, R3212, R3205, R3213, R3215-->33 ohm	Tuning signal	EE
			ADD	R7116, R7117, R7118, R7119, R7120		
		71	DY	EC7106, EC7107, EC7108, EC7109		
	X01-21	39	Change	C3901-->470P, C3902-->100P		EE
	X01-22	35	ADD	U3507	add LAN EEPROM 2nd source	EE
	X01-23	47	Change	PC4729-->SCD22U25V3KX, PR4776-->6K65R2F	Power team suggest	power-EE
	X01-24	12	ADD	R1207, R1208	Power team suggest	power-EE
	X01-25	30	Change	R3014-->2K, R3025-->2K, C3029-->1KP C3030-->1KP, C3039-->1U, C3040-->1U C3035-->1U, C3036-->1U, C3031-->1KP C3032-->1KP, R3028-->2K, R3029-->2K	modify DOCK MIC and HP circuit	EE
			remove	R7308, R7309		
			Change	ODD1		
			Change	C3010, C3023, C3024		
	X01-29	79	ADD	BOSS1	new part for combin pad and boss	ME
	X01-30	38, 24 25	modfiy	RN3805-->100K*2, RN2401-->10K*2, RN2502-->10K*2	combin resister	EE
			ADD	EC7919		
	X01-31	79	ADD	EC7919	EMC team suggest	EMC
	X01-32	63	modfiy	D6301	swap	EE

VERSION	NO	PAGE	ACTION	reference	Issue Description	OWNER
X01	X01-33	23, 54	ADD	EC2301, EC2302, EC5401	EMC team suggest	EMC
	X01-34	63	modfiy	EL6301	swap	EE
	X01-35	79	DY	SPR7	EMC team suggest	EMC
	X01-36	49	ADD	D6801	EMC team suggest	EMC
			modfiy	L6801, L6802		
	X01-38	79	ADD	EC7919, EC7939, EC7940, EC7941	EMC team suggest	EMC
	X01-39	35	ADD	D3502, R3548	Prevent leakage of +3.3V_RUN.	EE
	X01-40	52	ADD	PTC5203		EE
	X01-41	23	modfiy	Q2303, RN2301	14U ONLY	EE
	X01-42	71	modfiy	R7115	change R7115.2 net name to SD_MMC_CLK_L	EE
	X01-43	7, 9, 32 23	Change	RN3202, RN2311, RN903, RN703	change size	EE
				RN704, RN701, RN705		
	X01-44	79	ADD	EC7942, EC7943	EMC team suggest	
	X01-45	39	ADD	PC3901	Power team suggest	EE
		39, 50	Change	R3902-->12K7R2F, R3903-->5K62R2F PR5014-->30K1R2F, PR5015-->29K4R2F		
	X01-47	22, 27 24, 11	Change	R2205-->10K, C2713-->1U, R2407-->8.2K, R1109-->3.3K		EE
	X01-48	24, 58	Change	FAN1, RTC1 connector	ME suggest	
	X01-49	43, 79	stuff	EC4301, EC7930, PC4503, PC4610, PC4615, EC7912, EC7902	EMC team suggest, 15 inch only	EMC
		45, 46				
	X01-50	37, 40 54	DY	R3734, R4006, R5425		EE
		54	stuff	R5418		
	X01-51	47	Change	PC4710, PC4709, PC4723--> 0.22U25V	Power team suggest	power-EE
	X01-52	63	DY	R6301, R6302, R6303, R6304	EMC team suggest	EMC
		63	stuff	EL6301, EL6302		

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		Change List (3/3)	
Size	Document Number	Rev	
Custom	Fonseca UMA	X01	
Date: Tuesday, November 03, 2009		Sheet	82 of 82