

Fonseca 14 UMA Schematics Document

rPGA988A Mobile Arrandale

Intel Ibex Peak-M

2010-03-19

REV : -1

*DY : Nopop Component
B_TPM:Use Lom TPM
C_TPM:Use China TPM*

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page	
Size	Document Number	Rev		
Custom	Fonseca UMA	X02		
Date:	Friday, March 19, 2010	Sheet	1	of 82

Fonseca 14" UMA Block Diagram

	DF3-14
Project code	91.4GN01.001
PCB P/N	48.4GN01.0SC
Revision	09276 - SC



CPU DC/DC ISL62883	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC TPS51125	
INPUTS	OUTPUTS
+PWR_SRC	+3.3V_ALW +5V_ALW

SYSTEM DC/DC TPS51116	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT

SYSTEM DC/DC TPS51218	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT

SYSTEM LDO RT9035	
INPUTS	OUTPUTS
+3.3V_SUS	+1.8V_RUN


SYSTEM DC/DC ADP3211	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

BATTERY CHARGER TI BQ24745 (AC, Battery Existence)	
INPUTS	OUTPUTS
+DC_IN_SS	+PBATT

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **Block Diagram**
Size: Custom
Document Number: **Fonseca UMA**
Date: Wednesday, March 10, 2010
Sheet: 2 of 82
Rev: **X02**




Regulator

LDO


Switch



Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev: 1.6

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ ~ 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ ; do not stuff resistor
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-k resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_VCCQ with 8.2-kΩ weak pull-up resistor [CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology: Leave floating (internal pull-down).
NV_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HDA_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1): Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1K pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Calpella Schematic Checklist Rev: 1.6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

PCIE Routing

LANE1	WWAN
LANE2	WLAN
LANE3	PCMCIA
LANE4	Express Card
LANE5	None
LANE6	10M/100M/1G LAN
LANE7	Not available for HM55
LANE8	Not available for HM55






USB Routing

USB	
Pair	Device
0	USB0 @ MB
1	USB1 @ MB
2	USB2 @ IO Board
3	USB3 @ IO Board
4	WLAN
5	Bluetooth
6	Not available for HM55
7	Not available for HM55
8	DOCKING PORT1
9	DOCKING PORT2
10	Finger Printer
11	Camera
12	PCCard / SmartCard
13	WWAN



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Table of Content</i>			
Size A3	Document Number Fonseca UMA		Rev X02
Date:	Wednesday, March 10, 2010	Sheet 6 of 82	

SSID = CLOCK



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title	<i>Clock Generator - SLG8SP585</i>
-------	---

Size A3	Document Number Fonseca UMA	Rev X02
------------	---------------------------------------	-------------------





Date: Wednesday, March 17, 2010 Sheet 7 of 82



SSID = CPU



X01.09/0917



<Core Design>


SSID = CPU

CPU1C
ASICM-GP


AUBURNDALE

DDR SYSTEM MEMORY A

3 OF 9



19 M_B_DQ[63..0] <<>>



19 M_B_BS0 <<<< AB1
19 M_B_BS1 <<<< W5
19 M_B_BS2 <<<< R7


19 M_B_CAS# <<<< AC5
19 M_B_RAS# <<<< Y7
19 M_B_WE# <<<< AC6

CPU1D
ASICM-GP

AUBURNDALE

DDR SYSTEM MEMORY - B

4 OF 9



<Core Design> GP




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU - DDR (3/7)		
Size	Document Number	Rev
A3	Fonseca UMA	X02
Date:	Thursday, March 18, 2010	Sheet 10 of 82

SSID = CPU


SO-DIMM VREFDQ (M3) Circuit for Clarkfield Processor



<Core Design>



SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU - GFXCORE (6/7)

Size
A3

Document Number





Fonseca UMA

Rev
X02

Date: Thursday, March 18, 2010

Sheet 13 of 82

SSID = CPU



<Core Design>



Title				
CPU - VSS (7/7)				
Size	Document Number			Rev
A3	Fonseca UMA			X02
Date: Thursday, March 18, 2010		Sheet	14	of 82

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Custom

Reserve
Fonseca UMA

X02

Date: Wednesday, March 10, 2010

Sheet 15 of 82

(Blank)

<Core Design>


		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserve			
Size Custom	Document Number Fonseca UMA		Rev X02
Date:	Wednesday, March 10, 2010		Sheet 16 of 82

(Blank)


<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserve			
Size Custom	Document Number Fonseca UMA		Rev X02
Date:	Wednesday, March 10, 2010	Sheet	17 of 82

SSID = Memory



SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH - LVDS/CRT/DDI (1/9)

Size
A3

Document Number	
-----------------	--

Fonseca UMA

Rev	X02
-----	------------







Date: Thursday, March 18, 2010

Sheet 20

0




82

SSID = PCH




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI(Default)

```
PCI_GNT[3:0]#: Internal pull high during Strap
```



```
Danbury Technology:
Disabled when Low.
Enable when High.
```

USB	
Pair	Device
0	USB0 @ MB (Charger)
1	USB1 @ MB
2	USB2 @ IO Board
3	USB3 @ IO Board
4	WLAN
5	Bluetooth
6	Not available for HM55
7	Not available for HM55
8	DOCK1
9	DOCK2
10	Finger Printer
11	Camera
12	PCCard / SmartCard
13	WWAN



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A

Document Number

Date: Thursday, March 18, 2010


Sheet 21 of 82

PCH - PCI/USB/NVRAM (2/9)

Fonseca UMA

Rev
X02

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH - DMI/FDI/PM (3/9)

Size
A3


Document Number	
-----------------	--

Fonseca UMARev
X02




Date: Thursday, March 18, 2010

Sheet 22 of 82
















SSID = PCH



SSID = PCH





INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



Place near PCH side

Form DGI.5
TRST# on PCH does not belong to JTAG interface.
For ESI silicon, an ext. pull up 3.3V Sus is required
for bias internal state.
A 20-K/10-K voltage divider to this signal to 1.1 V.
However, from ES2 silicon onward,
this signal is a No Connect regardless
if JTAG interface on PCH is enabled or not.



integrated VccSus1_05,VccSus1_5,VccCL1_5	
INTVRMEN	High=Enable Low=Disable
integrated VccLan1_05VccCL1_05	
LAN100_SLP	High=Enable Low=Disable

<Core Design>

20.F1000.003


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH - SPI/RTC/LPC/SATA/IHDA (5/9)**



Size: A3 Document Number: **Fonseca UMA** Rev: **X02**

Date: Thursday, March 18, 2010 Sheet: 24 of 82


SSID = PCH



SSID = PCH




SSID = PCH



<Core Design>  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
<i>PCH (8/9)</i>			
Size A3	Document Number	<i>Fonseca UMA</i>	
Date:	Wednesday, March 17, 2010	Sheet	27 of 82

SSID = PCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (9/9)**

Size: A3	Document Number: Fonseca UMA	Rev: X02
----------	-------------------------------------	-----------------

Date: Wednesday, March 17, 2010 Sheet 28 of 82

(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserve

Size Custom	Document Number Fonseca UMA	Rev X02
----------------	--------------------------------	------------

Date: Wednesday, March 10, 2010	Sheet 29 of 82
---------------------------------	----------------

SSID = AUDIO



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title









Size
Custom

Document Number
Fonseca UMA

Rev
X02

Date: Wednesday, March 10, 2010Sheet 31 of 82

SSID = 1394



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Fonseca UMA

Rev


X02

Date: Wednesday, March 10, 2010

Sheet 33 of 82

SSID = SmartCard

SmartCard Chip




MODE0 / SC_LED	This terminal is an output indicating Smart Card activity; capable to drive an external LED device. The SC_LED terminal drives a low logic level during Smart Card data read/write activity, and is capable to source 12mA of IOL current to drive an external LED circuit. When RST# is asserted, this terminal is sampled to select the downstream port configuration for DP_DP and DP_DN (Internal Port 1). When sampled low (4.7k), the downstream port device is removable. When sampled high, the downstream port is a non-removable device. Includes internal input pull-up resistor.
MODE1	Test Pin. This terminal shall be externally connected to GND.
MODE2	Test Pin. This terminal shall be externally connected to GND.

RFIO_0	Contactless Smart Card Interface Signal 0 and 1. This signal provides detection and data communication with an external RF device.
RFIO_1	If contactless is disabled, then this terminal shall be pulled-down to GND through a pull-down resistor, or directly connected to GND.

SSID = LOM

Symbol : 71.05761.00U

Product : P802H (Rev:B0)



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

GLAN - BCM5761E

Rev: X02

Document Number: 71.05761.00U

Customer: Fonseca UMA


Date: Thursday, March 18, 2010

Sheet: 35 of 82

SSID = TCM

Symbol : Jetway, but linked to ZTE
Product : 71.08172.00W (ZTE)

China TPM Chip



Base Address	BA1 PIN3	BA0 PIN9
EE/EF	0	0
7E/7F	0	1
2E/2F	1	0
4E/4F	1	1





















































Default EE/EF as Any recommended

	1(default)	0
PIN12	FLASH	SRAM

J has internal PU with PIN12.

<Core Design>

SSID = KBC



Fonseca UMA Revision				
SYSTEM_ID	BOARD_ID	BOARD_ID	REV	
	Cap. Value	Cap. Value		
2k ohm	4700pF	240k ohm	X00	
4700pF	4700pF	130k ohm	X01	
	4700pF	62k ohm	X02	
	4700pF	33k ohm	-1	



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

KBC - MEC5045

Size

Document Number

Rev

Custom

Fonseca UMA

X02

Date:

Thursday, March 18, 2010


Sheet

37

of


82

SSID = KBC




<Core Design>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		<i>SIO - MEC5028</i>	
Size	Document Number		Rev
Custom		<i>Fonseca UMA</i>	<i>X02</i>
Date:	Thursday, March 18, 2010	Sheet	38 of 82

SSID = Thermal



<Core Design>

Free Fall Sensor









SSID = Reset.Suspend



<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power On Logic			
Size A3	Document Number		Rev X02
Date: Wednesday, March 10, 2010		Sheet 41 of 82	

SSID = Reset . Suspend




place to HDD connector side



<Core Design>

SSID = PWR.Plane.Regulator_5v3p3v



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: FDVE0630-1R5M=P3 TOKO 10.6 mohm Isat =10.7Arms 68.1R510.10Y
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 O/P cap: 100U 6.3V 6TPE100MAZB 35mOhm 1.4Arms SANYO/77.21071.07L
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: FDVE0630-2R2M=P3 TOKO 14mohm Isat =9.4Arms 68.2R21B.10A
 O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
 H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
 L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCDC 5V/3D3V (TPS51125)**
 Size: Custom Document Number
 Customer: **Fonseca UMA**
 Date: Wednesday, March 17, 2010

Rev: **X02**
 Sheet: 46 of 82

```
SSID = CPU.Regulator
```



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserve


Size A3	Document Number Fonseca UMA	Rev X02
------------	---------------------------------------	-------------------

Date: Wednesday, March 10, 2010	Sheet 48 of 82
---------------------------------	----------------

SSID = PWR.Plane.Regulator_1p05v

(Blank)

SSID = PWR.Plane.Regulator_1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: FDV1040-1R5M=P3 TOKO DCR:3.86 mohm Isat =19.7Arms 68.1R510.10Q
 O/P cap: TLP5LV0G227M(25)12RE 25mOhm 2.5Arms NEC_TOKIN/ 77.C2271.07L
 H/S: FDS8880 SO-8/9.6mohm/ 12mOhm@4.5Vgs/ 84.08880.037
 L/S: FDS8672S SO-8/ 5.3mohm/7.0mohm@4.5Vgs/ 84.08672.A37
 Switching freq-->400KHz

<Core Design>


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File **DC to DC 1.5V / 0.75V**

Size Document Number **Fonseca UMA** Rev **X02**


Date: Wednesday, March 17, 2010 Sheet 50 of 82

LDO for +1.8V_RUN




Sheet 51 of 82

SSID = PWR.Plane.Regulator_1p05v



```
SSID = CPU.GFX.Regulator
```



Max. Current = 22A
Design Current = 15.4A
24.2A < OCP < 28.6A

<Core Design>






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
ADP3211 CPU GFXCORE			
Size	Document Number	Rev	
Custom	Fonseca UMA		X02
Date:	Wednesday, March 17, 2010	Sheet	53 of 82

SSID = VIDEO

LED Location from left to right




SSID = VIDEO



SSID = Inverter




LED BACKLIGHT CONVERTER POWER

X-1.09 2010.3.2




Title				LCD			
Size	Document Number	Fonseca UMA				Rev	X0
Custom							
Date: Wednesday, March 17, 2010				Sheet	54	of	82

SSID = VIDEO




Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



MAX4885E has internal ESD protection and internal level shift



X-1.20 2010.3.10

AFTP5501 1 CRT_R

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT

Size
A3

Document Number

Fonseca UMA

Rev
X02

Date: Thursday, March 18, 2010

Sheet 55 of 82

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Fonseca UMA

Rev
X02

Date: Wednesday, March 10, 2010

Sheet 56 of 82

Reserve

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Fonseca UMA

Rev
X02

Date: Wednesday, March 10, 2010

Sheet 57 of 82



Reserve

X-1.02 2010.3.2

LOCATION	POP P/N	DY P/N
XDP1,XDP2	20.F0971.060	ZZ.00PAD.Q81
C5802	78.10421.2FL	ZZ.00PAD.Q71
C5803	78.10421.2FL	ZZ.00PAD.Q71
R5803	63.10234.1DL	ZZ.00PAD.Q71
R5804	63.R0034.1DL	ZZ.00PAD.Q71
R5806	63.R0034.1DL	ZZ.00PAD.Q71
R5808	63.51034.1DL	ZZ.00PAD.Q71



X-1.12 2010.3.10

LOCATION	POP P/N	DY P/N
TP5801~TP5815	ZZ.PAD14.001	ZZ.00PAD.Q91



SSID = PCH

A 33 ohm series resistor should be placed within 1 inch (or 25.4 mm) of the PCH to source terminate the interface.




<Core Design>




Title			
Reserve			
Size	Document Number	Rev	
C	Fonseca UMA	X02	
Date: Thursday, March 18, 2010		Sheet 58	of 82

SSID = SATA SATA ODD Connector




SSID = SATA SATA HDD Connector




SATA HDD Interface comment

--- GND
RX+
RX-
TX-
TX+
--- GND


----- 3.3V
----- 3.3V
----- 3.3V
--- GND
--- GND / Dell Detected Pin
--- GND
----- 5V
----- 5V
----- 5V
--- GND
(Dell: FFS_INT for supported HDD)
--- GND
----- 12V (No support)
----- 12V (No support)
----- 12V (No support)



SSID = AUDIO




SSID = AUDIO



AFTP6003	1	AUD_SPK_L+ R
AFTP6004	1	AUD_SPK_L- R
AFTP6005	1	AUD_SPK_R+ R
AFTP6001	1	AUD_SPK_R- R
AFTP6006	1	SPEAKER_DET#


SSID = AUDIO



SSID = LOM

(Blank)

SSID = Flash.ROM





- #1 source: 72.25Q16.001 (2MB, Winbond)
 - #2 source: 72.25165.B01 (2MB, MXIC)
 - #3 source: 72.02516.A01 (2MB, Numonyx)
-
- #1 source: 72.25Q32.A01 (4MB, Winbond)
 - #2 source: 72.25325.A01 (4MB, MXIC)
 - #3 source: 72.25P32.B01 (4MB, Numonyx)


Pin.2
From Intel checklist,
SPI_CS0#/CS1#
No series resistor required
if routing length is 1.5"-6.5"
(with 1 or 2 SPI device)

Pin.6
Intel checklist
No series resistor required if routing length is 1.5"-6.5"
(with 1 or 2 SPI device)


SSID = USB



S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D




SSID = WLAN





DEBUG PINS

JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	B44
17	HOST_DEBUG_RX	B46
19	8051_TX	B43
42	8051_RX	A40


MiniCard WLAN connector



Wireless Switch



X-1.19 2010.3.10






Close WLAN1

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title WLAN / Serial Out Connector			
Size Custom	Document Number	Rev X02	
Date: Thursday, March 18, 2010		Sheet 64	of 82

SSID = WWAN




SSID = User.interface


LED Location from left to right
(MB, Top View)

NUM CAPS SCRLK
LED6603 LED6602 LED6601


SCRLK LED




CAPS LED




NUM LED




BREATH POWER LED



HDD LED




WIMAX LED




WLAN LED




WWAN LED




Bluetooth LED



Battery LED (Blue)



Battery LED (Amber)




<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			LED	
Size	Document Number	Rev		X02
A3	Fonseca UMA			
Date:	Wednesday, March 17, 2010	Sheet	66	of 82

```
SSID = SmartCard
```




X-1.24 2010.3.17


SmartCard Socket



X-1.21 2010.3.10




X-1.30
2010.3.19



SSID = Touch.Pad

TouchPad Connector



Touch PAD Module Side

- 16 TP_DET#
- 15 GND
- 14 GND
- 13 BC_CLK (ECE1077)
- 12 BC_DAT (ECE1077)
- 11 BC_INT# (ECE1077)
- 10 3.3V_ALW
- 09 3.3V_RUN (Internal NC)
- 08 PS2_CLK
- 07 PS2_DATA
- 06 5V_RUN (Backlight, No Use)
- 05 5V_ALW (Chip change to use 3V, NC)
- 04 PWM (Backlight, No Use)
- 03 GND (Backlight, No Use)
- 02 GND
- 01 Diag_loop

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Touch Pad Connector

Size
A3

Document Number


Fonseca UMA

Rev
X02

Date: Thursday, March 18, 2010

Sheet 68 of 82

SSID = User.interface



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3

Document Number

Fonseca UMA


Rev
X02

Date: Thursday, March 18, 2010

Sheet 69 of 82

```
SSID = User.Interface
```



LPC Debug port



```
LDBG1, need pop R7008, R7002
```

X-1.22 2010.3.10

JTAG Debug port



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

JTAG Debug

Size	A3
------	----


Document Number

Fonseca UMARev
X02


Date: Wednesday, March 17, 2010

Sheet 70 of 82


SSID = 1394




SSID = 1394



X-1.10 2010.3.2




Shield GND separately for pairs of
TPA+ & TPA- and TPB+ & TPB-






<Core Design>





SSID = CARDBUS




CBS_CAD13, CBS_CAD15 Can be used
as Express Card USB differential pair.



```
SSID = ExpressCard
```



Cardbus Shocket







Not SMT, belong to DIP!

SSID = User.interface

Camera Connector


Camera Power CTRL




- AFTP7301 1 +CAMERA_VDD
- AFTP7302 1 USBP11+_R
- AFTP7303 1 USBP11+_R
- AFTP7304 1 CAM_MIC_CBL_DET#
- AFTP7305 1 AUD_DMIC_CLK_G_C
- AFTP7306 1 AUD_DMIC_IN0_C

SSID = User.interface

Bluetooth Connector



- AFTP7307 1 +3.3V_RUN
- AFTP7308 1 COEX1_BT_ACTIVE
- AFTP7309 1 COEX2_WLAN_ACTIVE
- AFTP7310 1 USBP5+
- AFTP7311 1 BT_RADIO_DIS#
- AFTP7312 1 BT_LED
- AFTP7313 1 BT_DET#
- AFTP7314 1 BT_DET#



MB BT CONN

PIN	Define	PIN	Define
1	GND	1	GND
2	USBP5+_R	12	USB_DP
3	USBP5-_R	11	USB_DN
4	GND	10	GND
5	BT_DET#	2	MOD_DET
6	BT_RADIO_DIS#	7	RADIO_DIS
7	COEX1_BT_ACTIVE	3	COEX1_BT_ACTIVE
8	COEX2_WLAN_ACTIVE	8	COEX2_WLAN_ACT
9	BT_LED	6	LINK_IND
10	+3.3V_RUN	9	3.3V
11	NC		
12	NC		

BT Module CONN

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Bluetooth / Camera / DMIC



Size A3 Document Number
Fonseca UMA

Date: Thursday, March 18, 2010 Sheet 73 of 82


SSID = Docking




SSID = DOCK CRT SWITCH




SSID = DOCK AUDIO



SSID = User.Interface



IO Board Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board CONN

Size
A3

Document Number

Fonseca UMA



Rev
X02

Date: Wednesday, March 17, 2010


Sheet 76 of 82

SSID = User.interface

LED BD Connector



LED Location from left to right



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Board Connector


Size
A4

Document Number
Fonseca UMA

Rev
X02

Date: Thursday, March 18, 2010Sheet 77 of 82

SSID = User.Interface




Biometric Connector

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Finger Printer Board CONN			
Size A4	Document Number Fonseca UMA		Rev X02
Date: Thursday, March 18, 2010		Sheet 78 of 82	

SSID = Mechanical


Hole




RF Cap.



Hole




RF Cap.




Hole


X-1.27
2010.3.17




RF Cap.




BOSS1




RF Cap.




Spring




RF Cap.



Unused Parts



EMI Cap.



EMI Cap.

DATE	NO	PAGE	ACTION	reference	Issue Description	OWNER
20100302	X-1.01	47	change	PTC4701 --->DY PTC4702 --->POP	change cap place location for factory request.	EE
	X-1.02	58	DY	XDP1,XDP2,C5802,C5803,R5803,R5804,R5806,R5808	change to DY part number for layout used.	EE
	X-1.03	64	STUFF	C6410,R6419	C6410 --> soft start R6419 --> quick discharge	EE
	X-1.04	65	STUFF	C6501,R6502,R6503,Q6501	C6501 --> soft start R6502,R6503,Q6501 --> quick discharge	EE
	X-1.05	42	Change	C4208	change to 470P for soft start used	EE
	X-1.06	51	ADD	PC5108	reserve location	POWER-EE
	X-1.07	72	ADD	U7202	add pin4,5,13,14 for second source	EE
	X-1.08	37	Change	R3703	change board ID to -1	EE
	X-1.09	37, 54	ADD	R3741,Q5404,R5428,R5429,C5412,U5402,C5410,C5411	add power switch to control lcd power	EE
	X-1.10	71	remove	L7504,L7101	remove co-layout part for PSE request	EMC
20100310	X-1.11	54	change	R5415	change part number to 63.10133.15L	EE
	X-1.12	58	change	TP5801~TP5815	change test pad to DY part for layout	EE
	X-1.13	7	remove	RN701,RN703,RN704,RN705	remove 0 ohm part for layout	EE
	X-1.14	23	change	RN2312,RN2313	change RN2312 ,RN2313 to short pad for layout	EE
	X-1.15	23	remove	RN2307,RN2308,RN2301	remove 0 ohm part for layout	EE
	X-1.16	25	remove	RN2501	remove 0 ohm part for layout	EE
	X-1.17	32	change	RN3201	change RN3210 to short pad for layout	EE
	X-1.18	40	STUFF	C4002		EE
	X-1.19	64	remove	EL6401	remove EL6401 for PSE request because it co-layout with resister.	PSE
	X-1.20	55	ADD	AFTP5501	add test pad for I/O test used	factory
	X-1.21	67	STUFF	C6704,C6705		EE
	X-1.22	70	DY	R7001	not use debug port	EE
	X-1.23	78	change	remove EL7801 change R7801,R7802 to short pad	remove EL7801 for PSE request because it co-layout with resister.	PSE
20100317	X-1.24	67	change	SC1 SC1SKT1	change connector type	ME
	X-1.25	63	remove	EL6301 EL6302	remove co-layout 0 ohm pad	PSE
	X-1.26	64	change	SW1	change connector type	PSE
	X-1.27	79	change	H18 H19	change hole type	ME
20100318	X-1.28	9	DY	R913 Q901 C901 R903		EE
	X-1.29	67	ADD	C6706		EE
20100319	X-1.30	67	change	C6704 C6705 R6705	change resister and capacitance value	EE

Core Design:

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Change List (1/1)			
Size A3	Document Number Fonseca UMA		Rev -1
Date: Friday, March 19, 2010		Sheet 80	of 82