

Fonseca 14.1" DIS Schematics Document

rPGA988A Mobile Arrandale

Intel Ibex Peak-M

2010-03-22

REV : -1

DY : Nopop Component
B_TPM:Use Lom TPM
C_TPM:Use China TPM

<Core Design>





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
Cover Page		
Size Custom	Document Number Fonseca 14.1" DIS	Rev -1
Date: Monday, March 22, 2010	Sheet 1	of 89

Fonseca 14" DIS Block Diagram


Project name: DF3-14D
Project code: 91.4GQ01.001
PCB P/N : 48.4GQ01.011
Revision : 09281 - 1








Thermal Block Diagram



Audio Block Diagram



PCH Strapping

Calpella Schematic Checklist Rev: 1.6

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ ~ 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ ; do not stuff resistor
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-k resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology: Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology: Connect to +NVRAM_VCCQ with 8.2-kΩ weak pull-up resistor [CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology: Leave floating (internal pull-down).
NV_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HDA_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1): Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality. High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality. Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1K pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Calpella Schematic Checklist Rev: 1.6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

PCIE Routing

LANE1	WWAN
LANE2	WLAN
LANE3	PCMCIA
LANE4	Express Card
LANE5	None
LANE6	10M/100M/1G LAN
LANE7	Not available for HM55
LANE8	Not available for HM55

USB Routing

USB	
Pair	Device
0	USB0 @ MB
1	USB1 @ MB
2	USB2 @ IO Board
3	USB3 @ IO Board
4	WLAN
5	Bluetooth
6	Not available for HM55
7	Not available for HM55
8	DOCKING PORT1
9	DOCKING PORT2
10	Finger Printer
11	Camera
12	PCCard/ SmartCard/ ExpCard
13	WWAN

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Table of Content

Size A3 Document Number **Fonseca 14.1" DIS** Rev -1

Date: Thursday, March 18, 2010 Sheet 6 of 89

SSID = CLOCK




-1.10/0310

23 DREFCLK# <<<<
23 DREFCLK <<<<
23 CLKIN_DMI# <<<<
23 CLKIN_DMI <<<<
23 CLK_PCIE_SATA# <<<<
23 CLK_PCIE_SATA <<<<
23 CLK_CPU_BCLK# <<<<
23 CLK_CPU_BCLK <<<<


DREFCLK# 4
DREFCLK 3
CLKIN_DMI# 14
CLKIN_DMI 13
CLK_PCIE_SATA# 11
CLK_PCIE_SATA 10
CLK_CPU_BCLK# 19
CLK_CPU_BCLK 20

SLG8SP585VTR-GP



Main Source: 71.08585.003 (SLG8SP585VTR)
2nd Source: 71.93197.003 (ICS9LRS3197AKLFT)
3rd Source: 71.00875.D03 (RIM875N-632-VB-GRT)

37 CKG_SMBDAT <<<<
37 CKG_SMBCLK <<<<






CLK_SCLK <<<<
CLK_SDATA <<<<
CLK_SCLK_HDDFALL 40 <<<<
CLK_SDATA_HDDFALL 40 <<<<


Damping need to check series resistance >>>> CLK_GPU27M_NSS 81

>>>> CLK_GPU27M_SS 81

>>>> CLK_PCH_14M 23



FSC	0	1
SPEED	133MHz (Default)	100MHz



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator - SLG8SP585**


Size A3 Document Number: **Fonseca 14.1" DIS** Rev -1

Date: Thursday, March 18, 2010 Sheet 7 of 89

SSID = CPU









SSID = CPU



-1.10/0318

Processor Compensation Signals



SSID = CPU

18 M_A_DQ[63..0] <<>>

M A DQ0 A10
M A DQ1 C10
M A DQ2 C7
M A DQ3 A7
M A DQ4 B10
M A DQ5 D10
M A DQ6 E10
M A DQ7 A8
M A DQ8 D8
M A DQ9 F10
M A DQ10 E8
M A DQ11 F7
M A DQ12 E9
M A DQ13 B7
M A DQ14 E7
M A DQ15 C6
M A DQ16 H10
M A DQ17 Q8
M A DQ18 K7
M A DQ19 J8
M A DQ20 G7
M A DQ21 G10
M A DQ22 I7
M A DQ23 J10
M A DQ24 L7
M A DQ25 M6
M A DQ26 M8
M A DQ27 L9
M A DQ28 L6
M A DQ29 K8
M A DQ30 N8
M A DQ31 P9
M A DQ32 AH5
M A DQ33 AF5
M A DQ34 AK6
M A DQ35 AK7
M A DQ36 AF6
M A DQ37 AG5
M A DQ38 AJ7
M A DQ39 AJ6
M A DQ40 AJ10
M A DQ41 AJ9
M A DQ42 AL10
M A DQ43 AK12
M A DQ44 AK8
M A DQ45 AL7
M A DQ46 AK11
M A DQ47 AL8
M A DQ48 AN8
M A DQ49 AM10
M A DQ50 AR11
M A DQ51 AL11
M A DQ52 AM9
M A DQ53 AN9
M A DQ54 AT11
M A DQ55 AP12
M A DQ56 AM12
M A DQ57 AN12
M A DQ58 AM13
M A DQ59 AT14
M A DQ60 AT12
M A DQ61 AL13
M A DQ62 AR14
M A DQ63 AP14

SA_DQ0
SA_DQ1
SA_DQ2
SA_DQ3
SA_DQ4
SA_DQ5
SA_DQ6
SA_DQ7
SA_DQ8
SA_DQ9
SA_DQ10
SA_DQ11
SA_DQ12
SA_DQ13
SA_DQ14
SA_DQ15
SA_DQ16
SA_DQ17
SA_DQ18
SA_DQ19
SA_DQ20
SA_DQ21
SA_DQ22
SA_DQ23
SA_DQ24
SA_DQ25
SA_DQ26
SA_DQ27
SA_DQ28
SA_DQ29
SA_DQ30
SA_DQ31
SA_DQ32
SA_DQ33
SA_DQ34
SA_DQ35
SA_DQ36
SA_DQ37
SA_DQ38
SA_DQ39
SA_DQ40
SA_DQ41
SA_DQ42
SA_DQ43
SA_DQ44
SA_DQ45
SA_DQ46
SA_DQ47
SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54
SA_DQ55
SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63

AUBURNDALE

DDR SYSTEM MEMORY A

AA6 M_CLK_DDR0 18
AA7 M_CLK_DDR#0 18
P7 M_CKE0 18

Y6 M_CLK_DDR1 18
Y5 M_CLK_DDR#1 18
P6 M_CKE1 18

AE2 M_CS#0 18
AE8 M_CS#1 18

AD8 M_ODT0 18
AF9 M_ODT1 18

B9 M A DM0
D7 M A DM1
H7 M A DM2
M7 M A DM3
AG6 M A DM4
AM7 M A DM5
AN10 M A DM6
AN13 M A DM7

C9 M A DQS#0
F8 M A DQS#1
J8 M A DQS#2
N9 M A DQS#3
AH7 M A DQS#4
AK9 M A DQS#5
AP11 M A DQS#6
AT13 M A DQS#7

C8 M A DQS0
F9 M A DQS1
H9 M A DQS2
M9 M A DQS3
AH8 M A DQS4
AK10 M A DQS5
AN11 M A DQS6
AR13 M A DQS7

Y3 M A A0
W1 M A A1
AA8 M A A2
AA3 M A A3
V1 M A A4
AA9 M A A5
V8 M A A6
T1 M A A7
Y9 M A A8
UB M A A9
AD4 M A A10
T2 M A A11
U3 M A A12
AG8 M A A13
T3 M A A14
V9 M A A15

18 M_A_BS0 <<>>
18 M_A_BS1 <<>>
18 M_A_BS2 <<>>

18 M_A_CAS# <<>>
18 M_A_RAS# <<>>
18 M_A_WE# <<>>

SA_BS0
SA_BS1
SA_BS2

SA_CAS#
SA_RAS#
SA_WE#



19 M_B_DQ[63..0] <<>>

M B DQ0 B5
M B DQ1 A5
M B DQ2 C3
M B DQ3 B3
M B DQ4 E4
M B DQ5 A6
M B DQ6 A4
M B DQ7 C4
M B DQ8 D1
M B DQ9 D2
M B DQ10 F2
M B DQ11 F1
M B DQ12 C2
M B DQ13 F2
M B DQ14 F3
M B DQ15 G4
M B DQ16 H6
M B DQ17 G2
M B DQ18 J6
M B DQ19 J3
M B DQ20 G1
M B DQ21 G5
M B DQ22 J2
M B DQ23 J1
M B DQ24 J5
M B DQ25 L3
M B DQ26 M1
M B DQ27 K5
M B DQ28 K2
M B DQ29 K4
M B DQ30 M4
M B DQ31 N5
M B DQ32 AF3
M B DQ33 AG1
M B DQ34 AJ3
M B DQ35 AK1
M B DQ36 AG4
M B DQ37 AG3
M B DQ38 AJ4
M B DQ39 AH4
M B DQ40 AK3
M B DQ41 AK4
M B DQ42 AM6
M B DQ43 AN2
M B DQ44 AK5
M B DQ45 AK2
M B DQ46 AM4
M B DQ47 AM3
M B DQ48 AP3
M B DQ49 AN5
M B DQ50 AT4
M B DQ51 AN6
M B DQ52 AN4
M B DQ53 AN3
M B DQ54 AT5
M B DQ55 AT6
M B DQ56 AN7
M B DQ57 AP6
M B DQ58 AP8
M B DQ59 AT9
M B DQ60 AT7
M B DQ61 AP9
M B DQ62 AR10
M B DQ63 AT10

19 M_B_BS0 <<>>
19 M_B_BS1 <<>>
19 M_B_BS2 <<>>

19 M_B_CAS# <<>>
19 M_B_RAS# <<>>
19 M_B_WE# <<>>

SB_DQ0
SB_DQ1
SB_DQ2
SB_DQ3
SB_DQ4
SB_DQ5
SB_DQ6
SB_DQ7
SB_DQ8
SB_DQ9
SB_DQ10
SB_DQ11
SB_DQ12
SB_DQ13
SB_DQ14
SB_DQ15
SB_DQ16
SB_DQ17
SB_DQ18
SB_DQ19
SB_DQ20
SB_DQ21
SB_DQ22
SB_DQ23
SB_DQ24
SB_DQ25
SB_DQ26
SB_DQ27
SB_DQ28
SB_DQ29
SB_DQ30
SB_DQ31
SB_DQ32
SB_DQ33
SB_DQ34
SB_DQ35
SB_DQ36
SB_DQ37
SB_DQ38
SB_DQ39
SB_DQ40
SB_DQ41
SB_DQ42
SB_DQ43
SB_DQ44
SB_DQ45
SB_DQ46
SB_DQ47
SB_DQ48
SB_DQ49
SB_DQ50
SB_DQ51
SB_DQ52
SB_DQ53
SB_DQ54
SB_DQ55
SB_DQ56
SB_DQ57
SB_DQ58
SB_DQ59
SB_DQ60
SB_DQ61
SB_DQ62
SB_DQ63

DDR SYSTEM MEMORY - B

W8 M_CLK_DDR2 19
W9 M_CLK_DDR#2 19
M3 M_CKE2 19

V7 M_CLK_DDR3 19
V6 M_CLK_DDR#3 19
M2 M_CKE3 19

AB8 M_CS#2 19
AD6 M_CS#3 19

AC7 M_ODT2 19
AD1 M_ODT3 19

D4 M B DM0
E1 M B DM1
H3 M B DM2
K1 M B DM3
AL1 M B DM4
AL2 M B DM5
AR4 M B DM6
AT8 M B DM7

D5 M B DQS#0
F4 M B DQS#1
J4 M B DQS#2
L4 M B DQS#3
AH2 M B DQS#4
AL4 M B DQS#5
AR5 M B DQS#6
AR8 M B DQS#7

C5 M B DQS0
E3 M B DQS1
H4 M B DQS2
M5 M B DQS3
AG2 M B DQS4
AL5 M B DQS5
AP5 M B DQS6
AR7 M B DQS7

U5 M B A0
V2 M B A1
T5 M B A2
V3 M B A3
R1 M B A4
T8 M B A5
R2 M B A6
R6 M B A7
R4 M B A8
R5 M B A9
AR5 M B A10
P3 M B A11
R3 M B A12
AF7 M B A13
P5 M B A14
N1 M B A15

<Core Design> GP

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
CPU - DDR (3/7)

Size A3 Document Number **Fonseca 14.1" DIS** Rev **-1**

Date: Friday, March 19, 2010 Sheet 10 of 89

SSID = CPU

SO-DIMM VREFDQ (M3) Circuit for Clarksfield Processor




<Core Design>



Title			Rev
CPU - Reserve (4/7)			-1
Size	Document Number	Fonseca 14.1" DIS	
Date:	Friday, March 19, 2010	Sheet	11 of 89

SSID = CPU



+VCC_CORE
48A

CPU1F



6 OF 9

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AF26 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
Y35 VCC
Y34 VCC
Y33 VCC
Y32 VCC
Y31 VCC
Y30 VCC
Y29 VCC
Y28 VCC
Y27 VCC
Y26 VCC
Y25 VCC
Y24 VCC
Y23 VCC
Y22 VCC
Y21 VCC
Y20 VCC
Y19 VCC
Y18 VCC
Y17 VCC
Y16 VCC
Y15 VCC
Y14 VCC
Y13 VCC
Y12 VCC
Y11 VCC
Y10 VCC
Y9 VCC
Y8 VCC
Y7 VCC
Y6 VCC
Y5 VCC
Y4 VCC
Y3 VCC
Y2 VCC
Y1 VCC
Y0 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
V25 VCC
V24 VCC
V23 VCC
V22 VCC
V21 VCC
V20 VCC
V19 VCC
V18 VCC
V17 VCC
V16 VCC
V15 VCC
V14 VCC
V13 VCC
V12 VCC
V11 VCC
V10 VCC
V9 VCC
V8 VCC
V7 VCC
V6 VCC
V5 VCC
V4 VCC
V3 VCC
V2 VCC
V1 VCC
V0 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
U25 VCC
U24 VCC
U23 VCC
U22 VCC
U21 VCC
U20 VCC
U19 VCC
U18 VCC
U17 VCC
U16 VCC
U15 VCC
U14 VCC
U13 VCC
U12 VCC
U11 VCC
U10 VCC
U9 VCC
U8 VCC
U7 VCC
U6 VCC
U5 VCC
U4 VCC
U3 VCC
U2 VCC
U1 VCC
U0 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

AUBURNDALE





1.1V RAIL POWER

CPU CORE SUPPLY



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that
The VTT Rail values are
Arrandale for VTT=1.05V
Clarksfield for VTT=1.1V




<Core Design>





Title			
CPU - VCC_CORE (5/7)			
Size	Document Number	Rev	
Custom	Fonseca 14.1" DIS	-1	
Date:	Friday, March 19, 2010	Sheet	12 of 89

SSID = CPU



Please note that the VTT Rail Values
Arrandale for VTT=1.05V
Clarksfield for VTT=1.1V

SSID = CPU



<Core Design>

(Blank)

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

Reserve

Fonseca 14.1" DIS


-1

Date: Thursday, March 18, 2010

Sheet 16 of 89

(Blank)

SSID = Memory



Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32

Layout Note:
Place these Caps near
SO-DIMMA.


SODIMM A DECOUPLING

Near Memory
+1.5V_SUS
Plane

Capacitor	Value	Component
C1827	22µF	SCD1U16V22Y-2GP
C1828	22µF	SCD1U16V22Y-2GP
C1829	22µF	SCD1U16V22Y-2GP
C1830	22µF	SCD1U16V22Y-2GP

Near CPU
+1.5V_RUN
Plane


SSID = Memory




Place these caps close to VTT1 and VTT2.

Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA

<Core Design>			
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tsai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR III Socket - DM2			
Size	Document Number	Rev	
Custom		-1	
Fonseca 14.1" DIS			
Date:	Thursday, March 18, 2010	Sheet	19 of 89

SSID = PCH



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH - LVDS/CRT/DDI (1/9)

Size
A3

Document Number




Fonseca 14.1" DIS

Rev
-1

Date: Thursday, March 18, 2010













































Sheet 20 of 89

SSID = PCH




BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI(Default)


PCI_GNT[3:0]#: Internal pull high during Strap



SSID = PCH



SSID = PCH





<Core Design>























Title PCH - PCIE/SMBUS/CLOCK/CL (4/9)			
Size A3	Document Number Fonseca 14.1" DIS	Rev -1	
Date: Thursday, March 18, 2010	Sheet 23 of 89		

SSID = PCH



INTVRMEN- Integrated SUS
1.1V VRM Enable
High - Enable internal VRs



HDD

ODD

DOCKING eSATA

09/0416, SPI_MISO
From Intel qchecklist,
No series resistor required if routing length is 1.5"-6.5" if using 1 SPI device.
Use a 33- series resistors close to them PCH if using 2 SPI devices.

Form DGI.5
TRST# on PCH does not belong to JTAG interface.
For ESI silicon, an ext. pull up 3.3-V Sus is required
for bias internal state.
A 20-K/10-K voltage divider to this signal to 1.1 V.
However, from ESI silicon onward,
this signal is a No Connect regardless
if JTAG interface on PCH is enabled or not.

-1.10/0308

<Core Design>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH - SPI/RTC/LPC/SATA/IHDA (5/9)**


Size: A3 Document Number: **Fonseca 14.1" DIS** Rev: -1

Date: Thursday, March 18, 2010 Sheet 24 of 89


SSID = PCH




SSID = PCH



SSID = PCH



SSID = PCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (9/9)**

Size: A3	Document Number: Fonseca 14.1" DIS	Rev: -1
----------	---	----------------

Date: Thursday, March 18, 2010 Sheet 28 of 89

(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserve

Size Custom	Document Number Fonseca 14.1" DIS	Rev -1
----------------	--------------------------------------	-----------








Date: Thursday, March 18, 2010	Sheet 29 of 89
--------------------------------	----------------

SSID = AUDIO



(Blank)

SSID = 1394



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

Reserve

Fonseca 14.1" DIS

-1


Date: Thursday, March 18, 2010

Sheet 33 of 89

1

SSID = SmartCard

SmartCard Chip



SC_VCC confirm FAE
20 mils is OK

SC_C4
This pin connects to the C4 pin of the Smart Card connector.
It is required to support ISO7816-10 synchronous type 2 cards.

VR filter.
An external capacitor shall connect to this terminal.

MODE0 / SC_LED	This terminal is an output indicating Smart Card activity; capable to drive an external LED device. The SC_LED terminal drives a low logic level during Smart Card data read/write activity, and is capable to source 12mA of IOL current to drive an external LED circuit. When RST# is asserted, this terminal is sampled to select the downstream port configuration for DP_DP and DP_DN (Internal Port 1). When sampled low (4.7k), the downstream port device is removable. When sampled high, the downstream port is a non-removable device. Includes internal input pull-up resistor.
MODE1	Test Pin. This terminal shall be externally connected to GND.
MODE2	Test Pin. This terminal shall be externally connected to GND.

RFIO_0 RFIO_1	Contactless Smart Card Interface Signal 0 and 1. This signal provides detection and data communication with an external RF device. If contactless is disabled, then this terminal shall be pulled down to GND through a pull-down resistor, or directly connected to GND.
------------------	---

<Core Design>

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Smart Card (OZ77CR6LN)**

Size: Custom	Document Number: Fonseca 14.1" DIS	Rev: -1
Date: Thursday, March 18, 2010	Sheet 34 of 89	



SSID = TCM

Symbol : Jetway, but linked to ZTE
Product : 71.08172.00W (ZTE)



Base Address	BA1 PIN3	BA0 PIN9
EE/EF	0	0
7E/7F	0	1
2E/2F	1	0
4E/4F	1	1

Default EE/EF as Amy recommended

J		
	1 (default)	0
PIN12	FLASH	SRAM

J has internal PU with PIN12.


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
TCM			
Size	Document Number		Rev
Custom	Fonseca 14.1" DIS		-1
Date: Thursday, March 18, 2010		Sheet 36 of	89

SSID = KBC



Fonseca 14.1" DIS Revision			
SYSTEM_ID	BOARD_ID Cap. Value	BOARD_ID Cap. Value	REV
2k ohm 4700pF	4700pF	240k ohm	X00
	4700pF	130k ohm	X01
	4700pF	62k ohm	X02
	4700pF	33k ohm	-1

SSID = KBC




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SIO - MEC5028			
Size	Document Number		Rev
Custom	Fonseca 14.1" DIS		-1
Date:	Thursday, March 18, 2010	Sheet	38 of 89

SSID = Thermal



09/0824, symbol updated

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			
<i>Thermal, Fan controller</i>			
Size	Document Number		Rev
Custom	<i>Fonseca 14.1" DIS</i>		<i>-1</i>
Date:	Thursday, March 18, 2010	Sheet 39 of	89

```
SSID = User.Interface
```

Free Fall Sensor



```
09/0422
(#1) Just pull +3.3V_RUN ~ Ref. Rothschild
(#2) FAE/ DY is ok, chip internal pull-up resistors
(#3) From spec, Slave Address(SAD) is 001110xb
    Pull HIGH SAD is 0011101b
    Pull GND SAD is 0011100b
```



```
HDD_FALL_INT2#
INT2 will pull as push pull and resverse R4006
```

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

SSID = Reset.Suspend

<Core Design>

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Power On Logic</i>			
Size A3	Document Number		Rev -1
Date: Thursday, March 18, 2010		Sheet 41 of 89	

SSID = Reset.Suspend

Design current: 1700mA
Max current: 2400mA

Design current: 2152mA
Max current: 3074.4mA

Design current: 4297mA
Max current: 6138.5mA

Design current: 682mA

Design current: 2400mA
Max current: 3500mA

For Discrete

Design current: 1750mA
Max current: 2500mA

Design current: 700mA
Max current: 1000mA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Power Plane Enable

Fonseca 14.1" DIS

Rev -1

Date: Thursday, March 18, 2010 Sheet 42 of 89

SSID = PWR.Support

Adapter In

PIN NAME DIFFERENCES

PIN	MAXIM	INTERSIL	BQ24745
1	GND	NC	ICREF
3	REF	VREF	VREF
4	CCS	ICOMP	EAO
5	CCI	NC	EAI
6	CCV	VCOMP	FBO
7	DAC	NC	CE
8	IINP	ICM	VICM
11	VDD	VDDSMB	VDDSMB
14	BATSEL	NC	NC
15	FBSA	VFB	VFB
16	FBSB	NC	NC
17	CSIN	CSON	CSON
18	CSIP	CSOP	CSOP
20	DLO	LGATE	LGATE
21	LDO	VDDP	VDDP
23	LX	PHASE	PHASE
24	DHI	UGATE	UGSTE
25	BST	BOOT	BOOT
26	VCC	VCC	ICOUT

"NC" means no-connect


DC IN CONN

PIN 3,4	DC_IN+
PIN 4,5	DC_IN-
PIN 1	ID
PIN 6,7,8,9	GND

TABLE

MAXIM & INTERSIL BOM DIFFERENCES

REF DES	MAXIM	INTERSIL	TI
R411	8.45K 1%	DUMMY	DUMMY
C98	0.01uF	0.1uF	0.1uF
C459	0.1uF 10V	DUMMY	200P 10V
C5	1uF 10V	DUMMY	1uF 10V
R16	365K 1%	215K 1%	309K 1%
R434	0 5%	10 5%	0 5%
R414	0 5%	10 5%	0 5%
C473	DUMMY	0.22uF	0.1uF
C457	DUMMY	0.22uF	0.1uF
C442	0.01uF	DUMMY	DUMMY
C453	0.1uF 10V	DUMMY	DUMMY
C36	220P 50V	DUMMY	DUMMY
D23	RB751V-40	DUMMY	RB751V-40
C58	3.3nF	DUMMY	DUMMY
R64	1 1%	0 5%	0 5%
R394	100 5%	0 5%	0 5%
R110	0 5%	8.45K 1%	8.45K 1%
R401	10K 5%	2.2K 5%	4.7K 5%
C441	0.01uF	0.01uF	DUMMY
C449	0.01uF	0.01uF	DUMMY
R397	1K 5%	DUMMY	DUMMY
Q41	ISS355	DUMMY	DUMMY
C16	1uF 10V	1uF 10V	DUMMY
R30	33 1%	33 1%	DUMMY
R408	DUMMY	DUMMY	0 5%
R400	DUMMY	DUMMY	200K 5%
R403	DUMMY	DUMMY	7.5K 5%
C450	DUMMY	DUMMY	51P 10V
C444	DUMMY	DUMMY	2000P 10V
C448	DUMMY	DUMMY	130P 10V
C446	DUMMY	DUMMY	0.1uF
C483	DUMMY	DUMMY	0.1uF
R438	10K 1%	10K 1%	DUMMY
R412	DUMMY	DUMMY	10K 5%
R440	15.8K 1%	15.8K 1%	DUMMY
R407	DUMMY	DUMMY	10K 5%
R9	0 5%	10 5%	0 5%
C482	DUMMY	DUMMY	DUMMY
C12	DUMMY	DUMMY	DUMMY
R435	0 5%	10 5%	0 5%



MAX 8731A/ISL88731

Adapter	Trip Current	R416	R502	R501	R504
(W)	(A)				
65	3.17	57.6K	13.0K	105	24.9K
90	4.43	51.1K	17.8K	348	33.2K


*R504 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

BQ247451

Adapter	Trip Current	R416	R502	R501	R504
(W)	(A)				
65	3.17	57.6K	12.4K	205	24.3K
90	4.43	51.1K	16.9K	499	32.4K



*R504 is populated if ADAPT_TRIP_SEL is used to program for the next lower adapter.

```
SSID = PWR.Support
```




SSID = RBATT



Batt Connector



SSID = Charger



```
SSID = PWR.Plane.Regulator_5v3p3v
```



```
I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH FDV0630-3R3M-P3 TOKO 31mohm Isat =6.9Arms 68.3R31A.10E
O/P cap: 220U 6.3V PSLV0J27M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
H/S: FDS88884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37
```

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz




SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

<Core Design>



SSID = CPU.Regulator



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Rev
-1

Date: Thursday, March 18, 2010

Sheet 48 of 89

Reserve
Fonseca 14.1" DIS

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number


Rev
-1

Date: Thursday, March 18, 2010

Sheet 49 of 89

DC to DC 1.05V
Fonseca 14.1" DIS

SSID = PWR.Plane.Regulator_1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
 Inductor: 1.5UHPCMC063T-1R5MN Cyntec DCR:14-15mohm Isat =18AImP 68.1R510.10K
 O/P cap: 330U 2.5V PSLV0E337M(15) 15mohm 2.886Arms NEC_TOKIN/ 77.C3371.10L
 H/S: FDS8880 SO-8/9.6mohm/ 12mOhm@4.5Vgs/ 84.08880.037
 L/S: FDS8672S SO-8/ 5.3mOhm/7.0mohm@4.5Vgs/ 84.08672.A37
 Switching freq->400KHz

<Core Design>

DELL Wistron Corporation
 21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title **DC to DC 1.5V / 0.75V**

Size Document Number **Fonseca 14.1" DIS** Rev **-1**

Date: Thursday, March 18, 2010 Sheet 50 of 89

```
SSID = PWR.Plane.Regulator_1p8v
```


LDO for +1.8V_RUN


$$V_{OUT} = 0.8 * (1 + R_{top}/R_{bot})$$

+1.8V_RUN
Design current = 1.1A

```
SSID = PWR.Plane.Regulator_1p8v
```

LDO for +1.8V_DELAY


$$V_{OUT} = 0.8 * (1 + R_{top}/R_{bot})$$

+1.8V_DELAY
Design current = 1.13A

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DC to DC 1.8V RUN/1.8V DELAY

Size	Document Number
------	-----------------

Fonseca 14.1" DIS

Rev

Date: Thursday, March 18, 2010

Sheet 51 of 89

TPS51218 for +1.05V_VTT

Frequency setting
420K --->300KHz
200K --->350KHz
100K --->390KHz
47K --->450KHz

$$V_{out} = 0.704V * (R1 + R2) / R2$$

<Core Design>

DELL Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DC to DC +1.05V_VTT		
Size Custom	Document Number Fonseca 14.1" DIS	Rev -1
Date: Thursday, March 18, 2010	Sheet 52 of 89	

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU GFXCORE



Size	Document Number	Rev
Custom	Fonseca 14.1" DIS	-1

Date: Thursday, March 18, 2010	Sheet 53 of 89
--------------------------------	----------------


SSID = VIDEO

LED Location from left to right

HDD BATTERY





LCD POWER







SSID = Inverter

LED BACKLIGHT CONVERTER POWER





SSID = VIDEO



MAX4885E has internal ESD protection and internal level shift

-1.10/0310



Layout Note:
*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.

20.20431.015

CRT Connector

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT		
Size	Document Number	Fonseca 14.1" DIS			Rev
A3					-1
Date:	Thursday, March 18, 2010	Sheet	55	of	89

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Rev
-1

Date: Thursday, March 18, 2010

Sheet 56 of 89

Reserve

Fonseca 14.1" DIS

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserve


Size	Document Number	Rev
A3	Fonseca 14.1" DIS	-1

Date: Thursday, March 18, 2010	Sheet 57 of 89
--------------------------------	----------------

SSID = SATA SATA ODD Connector



SSID = SATA SATA HDD Connector



FFS_INT2
#1) It is active High when Free Fall is detected,
allowing Pin.11 to be pulled high.
Pin.11 driven low on power up and then
held low unless free fall.


Main: 62.10065.261
2nd: 62.10065.511

SATA HDD Interface comment

--- GND
RX+
RX-
--- GND
TX-
TX+
--- GND

----- 3.3V
----- 3.3V
----- 3.3V
--- GND
--- GND / Dell Detected Pin
--- GND
----- 5V
----- 5V
----- 5V
--- GND
Staggered spinup/activity (in supporting drives)
--- GND
----- 12V
----- 12V
----- 12V

Place near HDD CONN



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD / ODD Connector		
Size	Document Number	Rev
A3	Fonseca 14.1" DIS	-1
Date: Thursday, March 18, 2010		
Sheet 59 of 89		


SSID = LOM

(Blank)

SSID = Flash.ROM

09/0416, Pin.2
From Intel checklist,
SPI_CS0#/CS1#
No series resistor required
if routing length is 1.5"-6.5"
(with 1 or 2 SPI device)

09/0416, Pin.6
Intel checklist
No series resistor required if routing length is 1.5"-6.5"
(with 1 or 2 SPI device)



- 1.10/0305
- #1 source: 72.25Q16.001 (2MB, Winbond)
 - #2 source: 72.25165.B01 (2MB, MXIC)
 - #3 source: 72.02516.A01 (2MB, Numonyx)
-
- #1 source: 72.25Q32.A01 (4MB, Winbond)
 - #2 source: 72.25325.A01 (4MB, MXIC)
 - #3 source: 72.25P32.B01 (4MB, Numonyx)
-
- #1 source: 72.25Q64.001 (8MB, Winbond)
 - #2 source: 72.25644.001 (8MB, MXIC)

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash / EEPROM**


Size: A3 Document Number: **Fonseca 14.1" DIS** Rev: **-1**

Date: Thursday, March 18, 2010 Sheet 62 of 89


SSID = USB



Dual USB Connector



S	OE#	Function
X	H	Disconnect
L	L	D=1D
H	L	D=2D



09/0429

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title

USB

Size

Custom

Document Number

Fonseca 14.1" DIS

Date:

Thursday, March 18, 2010

Rev

-1

Sheet

63






of

89



JMINI Pin	Debug Pin Name	EC Pin
16	HOST_DEBUG_TX	70
17	HOST_DEBUG_RX	71
19	8051_TX	82
42	8051_RX	81

DEBUG PINS

-1.10/0318



SSID = Wireless




SSID = User.interface

LED Location from left to right
(MB, Top View)

NUM CAPS SCRLK
LED6603 LED6602 LED6601


SCRLK LED




WI-MAX LED




WWAN LED




WLAN LED




Battery LED (Blue)




Battery LED (Amber)




BREATH POWER LED



HDD LED



Bluetooth LED





<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			LED	
Size	Document Number	Fonseca 14.1" DIS		Rev
A3				-1
Date:	Thursday, March 18, 2010	Sheet	66	of 89

SSID = SmartCard



SSID = Touch.Pad


TouchPad Connector



Touch PAD Module Side

16	TP_DET#
15	GND
14	GND
13	BC_CLK (ECE1077)
12	BC_DAT (ECE1077)
11	BC_INT# (ECE1077)
10	3.3V_ALW
09	3.3V_RUN (Internal NC)
08	PS2_CLK
07	PS2_DATA
06	5V_RUN (Backlight, No Use)
05	5V_ALW
04	PWM (Backlight, No Use)
03	GND (Backlight, No Use)
02	GND
01	Diag_loop

AFTP6801	1	BC_DAT ECE1077
AFTP6803	1	BC_CLK ECE1077
AFTP6804	1	BC_INT# ECE1077
AFTP6805	1	+3.3V_ALW
AFTP6806	1	CLK TP SIO 1
AFTP6807	1	DAT TP SIO 1
AFTP6808	1	+5V_ALW
AFTP6809	1	TP_DET#




<Core Design>



Title		
Touch Pad Connector		
Size	Document Number	Rev
A3	Fonseca 14.1" DIS	-1
Date:	Thursday, March 18, 2010	Sheet 68 of 89

```
SSID = User.interface
```



```
1st : AKE 74.06781.07B
2nd : Allegro 75.03212.060
```

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	
Title	Author	Date	Page	Page	Page	Page	Page				

Hall Sensor


Size A3	Document Number
------------	-----------------

Fonseca 14.1" DISRev
-1



Date: Thursday, March 18, 2010

Sheet 69 of 89



LPC Debug port




JTAG Debug port



SSID = 1394




SSID = 1394



Shield GND separately for pairs of
TPA+ & TPA- and TPB+ & TPB-

1394 Connector



<Core Design>

22.10218.T41



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1394 Connector / Flash Socket

Size
A3

Document Number	7554 00
-----------------	---------


Fonseca 14.1" DIS

Date: Thursday, March 18, 2010


Sheet 71 of 89

-1


SSID = CARDBUS





CBS_CAD13, CBS_CAD15 Can be used
as Express Card USB differential pair.



Cardbus Connector






Cardbus Socket



```
SSID = ExpressCard
```

NewCard Connector

NewCard Socket







<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
PCMCIA / ExpressCard			
Size	Document Number		Rev
A3	Fonseca 14.1" DIS		-1
Date:	Thursday, March 18, 2010	Sheet 72 of	89

User.interface




AFTP7301	1	+CAMERA_VDD
AFTP7302	1	USBP11+_R
AFTP7303	1	USBP11+_L
AFTP7304	1	CAM_MIC_CBL_DET#
AFTP7305	1	AUD_DMIC_CLK_G_C
AFTP7306	1	AUD_DMIC_IN0_C

User.interface



AFTP7307	1	+3.3V_RUN
AFTP7308	1	COEX1_BT_ACTIVE
AFTP7309	1	COEX2_WLAN_ACTIVE
AFTP7310	1	USBP5+
AFTP7311	1	BT_RADIO_DIS#
AFTP7312	1	BT_LED
AFTP7313	1	BT_DET#

Bluetooth Connector




MB BT CONN


PIN	Define	PIN	Define
1	GND	1	GND
2	USBP5+_R	12	USB_DP
3	USBP5+_L	11	USB_DN
4	GND	10	GND
5	BT_DET#	2	MOD_DET
6	BT_RADIO_DIS#	7	RADIO_DIS
7	COEX1_BT_ACTIVE	3	COEX1_BT_ACTIVE
8	COEX2_WLAN_ACTIVE	8	COEX2_WLAN_ACT
9	BT_LED	6	LINK_IND
10	+3.3V_RUN	9	3.3V

<Core Design>


SSID = Docking




SSID = DOCK CRT SWITCH




CRT_MUX_SWITCH	CRT display
0	MB
1	Dock




SSID = DOCK AUDIO



SSID = User.Interface




IO Board Connector





SSID = User.interface

LED BD Connector



Main:20.K0227.012
2nd:20.K0230.012



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LED Board Connector

Size
A4


Document Number
Fonseca 14.1" DIS

Rev
-1

Date: Thursday, March 18, 2010

Sheet 77 of 89

SSID = User.Interface



Biometric Connector

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Finger Printer Board CONN

Size A4


Document Number

Rev -1

Date: Thursday, March 18, 2010


Sheet 78 of 89

Hole




SSID = Mechanical


SPRING




EMI CAPS



RF



Unused



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Unused Parts / EMI RF Cap.

Size A3 Document Number
Fonseca 14.1" DIS


Date: Thursday, March 18, 2010 Sheet 79 of 89

SSID = VIDEO




For Park-S3: the PWRGOOD pin must need to pull down to GND
For M9X-S2/S3: This PWRGOOD pin is not connected

PEG_CTX_GRX_P[0..15] << PEG_CTX_GRX_P[0..15] 8
PEG_CTX_GRX_N[0..15] << PEG_CTX_GRX_N[0..15] 8
PEG_CRX GTX_P[0..15] >> PEG_CRX GTX_P[0..15] 8
PEG_CRX GTX_N[0..15] >> PEG_CRX GTX_N[0..15] 8




<Core Design>


SSID = VIDEO



SSID = VIDEO



SSID = VIDEO






SSID = VIDEO

Place blow decoupling caps close VDD pin.

Place blow decoupling caps close VDD pin.

DIVIDER RESISTORS	DDR2/3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM (1/2)**

Size: **Custom** Document Number: **Fonseca 14.1" DIS** Rev: **-1**

Date: Thursday, March 18, 2010 Sheet 84 of 89

SSID = PWR.Plane.Regulator_GFX



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Fonseca 14.1" DIS

Size
Custom

Document Number
DC to DC 1.5V/1.1V

Rev
-1

Date: Thursday, March 18, 2010

Sheet 87 of 89

VERSION	DATE	NO	PAGE	Modified List	Issue Description	OWNER
-1	02/24	1	54	Delete FUSE5401, C5407, C5408. Add C5410, C5411, C5412, U5402, R5427, R5426, Q5405.		EE
	03/01	2	37,54	Rename net "EC_GPIO060" into "EN_INVFWR". Delete TP3702. Add R3741, 63.10434.1DL.	To solve panel white screen issue on pulling off ADP and apply it on again within 2 seconds.	EE
	03/02	3	64	Add C6410, pop R6419.	Solve +3.3V_ALW drop issue.	EE
		4	65	Add C6501, pop R6502.	Solve +3.3V_ALW drop issue.	EE
		5	86	Add PC8618.	Solve +1.5V_SUS drop issue.	EE
		6	42	Change C4208 to 470pF.	Solve +5V_ALW drop issue.	EE
		7	32	R3214 change to short pad.		EE
		8	65	Add R6503, Q6501.	+3.3V_RUN_WWAN discharge circuit.	EE
		9	71	Delete L7101, L7102.		EE
		10	37	R3703 change to 33k ohm.	Change board ID.	EE
	03/03	11	72	Add extra power pins to U7202.	Add Ricoh as express card power switch second source.	EE
	03/05	12	47	PTC4702 pop. PTC4703 dummy.	Add Ricoh as express card power switch second source.	EE
		13	54	Change Q5405 to 84.2N702.E31.		EE
		14	65	Name net "WWAN_DIS".		EE
	03/08	15	58	XDP1, XDP2, R5803, R5804, R5806, C5803, C5802, R5808, R5807, TP5808, TP5810, TP5815, TP5802, TP5803, TP5804, TP5805, TP5806, TP5807, TP5809, TP5811, TP5812, TP5801, TP5813, TP5814 change symbols.	Change the symbols so that when SMT, solder paste will not be applied onto the locations.	EE
		16	24	Delete AFTP2401, AFTP2402.		EE
	03/10	17	7,23,25	Delete RN701, RN703, RN704, RN705, R708, RN2311, RN2302, RN2306, RN2307, RN2308, RN2301, RN2505.		EE
		18	40	C4002 pop.		EE
		19	55	Add AFTP5502, AFTP5503, AFTP5504.	Factory request.	EE
		20	67	C6705, C6704 set as SC.	Smart Card use only.	EE
		21	70	R7001 dummy.		EE
		22	78	Delete EL7801.	Common mode choke longer needed.	EE
	03/17	23	67	Change Smart Card socket into 21.H0136.011, Smart Card connector into 62.10024.C11.		EE
		24	68	Change SW1 into 62.40018.601.		EE
		25	79	Change H18 and H19 into ZZ.00PAD.S31.		EE

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Title	
		Change List - 1	
Size A3	Document Number	Rev -1	
Date: Thursday, March 18, 2010		Sheet 88 of 89	

VERSION	DATE	NO	PAGE	Modified List	Issue Description	OWNER
-1	03/18	26	9	Dummy R903, R913, Q901, C901.	CPU_CATERR# continously pull high.	EE
		27	67	Add C6706, 78.27134.1FL.	Eliminate ripple.	EE
		28	64	Remove EL6401.		EE
	03/19	29	67	Change R6705 into 63.10334.1DL, C6704 into 78.22034.1FL, C6705 into 78.39124.2FL, R6701 change to 63.R0034.1DL.	Smart card VCC ripple eliminate.	EE
	03/22	30	46	Change PR4647 into 64.32425.6DL.	Raise +5V_ALW voltage level.	EE