

COMPAL CONFIDENTIAL

MODEL NAME : **IBQ00**

PCB NO : **LA-3302P (DAA00000K0L)**

BOM P/N : **45144731L01**

M08 (DIS) Briscoe

uFCPGA Mobile Merom Intel Crestline + ICH8M

2007-03-07

REV : 0.4 (X03)

@ : Nopop Component
1@ : Populate for G72MV
2@ : Populate for G86MV
45144731L01 pop for G86MV
45144XXXXX pop for G72MV

MB PCB

Part Number	Description
DAA00000K0L	PCB 2GX LA-3302P REV0 M/B DIS

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Cover Sheet		
Title		
Size	Document Number	Rev
	LA-3302P	0.4
Date:	Wednesday, March 07, 2007	Sheet 1 of 66



Block Diagram
Compal confidential
Model : IBQ01



PWR Sequence page 42	1.8V / 0.9V / 1.25V page 46
ME & LED page 43	1.5V / 1.05V page 47
DC IN page 44	Vccore page 48
Battery IN page 44	Charger page 49
3V / 5V / 15V page 45	Battery Select page 50

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Block Diagram		
Size	Document Number	Rev
	LA-3302P	0.4
Date:	Monday, February 26, 2007	Sheet 2 of 86

POWER STATES

State \ Signal	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	ON
S4 (Suspend to DISK) / M1	LOW	HIGH	HIGH	LOW	HIGH	ON	ON	ON	OFF	ON
S5 (SOFT OFF) / M1	LOW	HIGH	LOW	LOW	HIGH	ON	ON	ON	OFF	ON
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

State \ power plane	+15V_ALW +5V_ALW +3.3V_ALW +3.3V_RTC_LDO	+5V_SUS +3.3V_SUS +1.8V_SUS	+5V_RUN +3.3V_RUN +2.5V_RUN +1.8V_RUN +1.5V_RUN +VCC_+1P2V_GPU_CORE +0.9V_DDR_VTT +GPU_CORE +VCC_CORE +1.05V_VCCP	+3.3V_M +1.25V_M +1.05V_M	+1.25V_M +3.3V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
OZ711	AD17	REQ#1 / GNT#1	PIRQD
Docking	AD24	REQ#0 / GNT#0	PIRQA

	USB PORT#	DESTINATION
ICH8-M	0	Side Top
	1	Side Bottom
	2	Rear Left
	3	Rear Right
	4	Smart Card
	5	Biometric
	6	Card Bus
	7	Bluetooth
	8	Docking
	9	WWAN
ECE 5028	1	None
	2	None
	3	None
	4	None

PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	GIGA LAN

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Index and Config.




Title	Index and Config.		Rev
Size	Document Number	LA-3302P	0.4
Date	Monday, February 26, 2007	Sheet 3	of 66



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


		Compal Electronics, Inc.	
		Power Rail	
Size	Document Number	Rev	
	LA-3302P	0.4	
Date:	Monday, February 26, 2007	Sheet	4 of 66



FSC	FSB	FSA	CPU	SRC	PCI
CLKSEL2	CLKSEL1	CLKSELO	MHz	MHz	MHz
0	0	0	266	100	33.3
0	0	1	133	100	33.3
0	1	0	200	100	33.3
0	1	1	166	100	33.3
1	0	0	333	100	33.3
1	0	1	100	100	33.3
1	1	0	400	100	33.3
1	1	1	200	100	33.3

Table : ICS954305AK

CPU_BSEL	CPU_BSEL2(FSC)	CPU_BSEL1(FSB)
133	0	0
166	0	1



0=UMA
1=Disc. GRFX down

Populate R697,R833 for G72MV
Populate R286 for G86MV.
R833,R286 place overlap


PGMODE	PIN 9
0	VTT_PWRGD#/PD
1	CKPWRGD/PD#

ITP_EN	PIN 37
0	Pin 5/6 as SRC_10
1	Pin 5/6 as CPU_ITP

TME	PIN 32
0	Normal Operation
1	Trusted Mode Enabled

FCTSEL1	PIN43	PIN44	PIN47	PIN48
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1=DIS	27M_out	27M SSout	SRCT0	SRCC0

Place crystal within 500 mils of CK410









DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Clock Generator			
LA-3302P	Rev 0.4		
Date: Thursday, March 01, 2007	Sheet 6 of 66		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

Place near JITP

This shall place near CPU



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			Merom Processor (1/2)		
Size			Document Number		
			LA-3302P		
Date: Thursday, March 01, 2007			Sheet 7 of 66		

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






CRB was 270uF


Length match within 25 mils, Z0=27.4 ohm

Place R342 and R343 near CPU




Route VCCSENSE and VSSSENSE trace at 27.4 ohms, 7 mils spacing and 1 inch (max)

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP0, COMP2 trace should be 27.4 ohm. COMP1, COMP3 should be 55 ohm.



For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0




Layout close CPU PIN AD26
55 ohm, 0.5 inch (max)

Place C490 close to the CPU_TEST4 pin. Make sure CPU_TEST4 routing is reference to GND and away from other noisy signal.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.
 Title: Merom Processor (2/2)
 LA-3302P
 Date: Thursday, March 01, 2007 Sheet 8 of 66





10uF 0805 X6S -> 85 degree C

High Frequency Decoupling

Near VCORE regulator.



ESR <= 1.5m ohm
Capacitor > 1980uF



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

CPU Bypass

LA-3302P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ('DELL'). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title	CPU Bypass		Rev	0.4
Size	Document Number			
Date	Monday, February 26, 2007	Sheet	9	of 66

8 H_D#0[0.63] <<>

H_D#0	E2	H_D#_0
H_D#1	C2	H_D#_1
H_D#2	G2	H_D#_2
H_D#3	M6	H_D#_3
H_D#4	H7	H_D#_4
H_D#5	H3	H_D#_5
H_D#6	G4	H_D#_6
H_D#7	F3	H_D#_7
H_D#8	N8	H_D#_8
H_D#9	H2	H_D#_9
H_D#10	M10	H_D#_10
H_D#11	N12	H_D#_11
H_D#12	N9	H_D#_12
H_D#13	H5	H_D#_13
H_D#14	P13	H_D#_14
H_D#15	K9	H_D#_15
H_D#16	M2	H_D#_16
H_D#17	W10	H_D#_17
H_D#18	V4	H_D#_18
H_D#19	V4	H_D#_19
H_D#20	M3	H_D#_20
H_D#21	J1	H_D#_21
H_D#22	N5	H_D#_22
H_D#23	N3	H_D#_23
H_D#24	W6	H_D#_24
H_D#25	W9	H_D#_25
H_D#26	N2	H_D#_26
H_D#27	Y7	H_D#_27
H_D#28	Y9	H_D#_28
H_D#29	P4	H_D#_29
H_D#30	W3	H_D#_30
H_D#31	N1	H_D#_31
H_D#32	AD12	H_D#_32
H_D#33	AE3	H_D#_33
H_D#34	AD9	H_D#_34
H_D#35	AC9	H_D#_35
H_D#36	AC7	H_D#_36
H_D#37	AC14	H_D#_37
H_D#38	AD11	H_D#_38
H_D#39	AC11	H_D#_39
H_D#40	AB2	H_D#_40
H_D#41	AD7	H_D#_41
H_D#42	AB1	H_D#_42
H_D#43	Y3	H_D#_43
H_D#44	AC6	H_D#_44
H_D#45	AE2	H_D#_45
H_D#46	AC5	H_D#_46
H_D#47	AC3	H_D#_47
H_D#48	AJ9	H_D#_48
H_D#49	AH8	H_D#_49
H_D#50	AJ14	H_D#_50
H_D#51	AE11	H_D#_51
H_D#52	AH12	H_D#_52
H_D#53	AJ5	H_D#_53
H_D#54	AE5	H_D#_54
H_D#55	AH5	H_D#_55
H_D#56	AH6	H_D#_56
H_D#57	AE7	H_D#_57
H_D#58	AJ2	H_D#_58
H_D#59	AE3	H_D#_59
H_D#60	AJ3	H_D#_60
H_D#61	AH2	H_D#_61
H_D#62	AH2	H_D#_62
H_D#63	AH13	H_D#_63

HOST

H_ADS#	G12	H_ADS#	7
H_ADSTB#_0	G20	H_ADSTB#0	7
H_ADSTB#_1	G20	H_ADSTB#1	7
H_BNR#	C8	H_BNR#	7
H_BPR#	E8	H_BPR#	7
H_BRD#	E12	H_BRD#	7
H_DEFER#	C10	H_DEFER#	7
H_DBSY#	D6	H_DBSY#	7
CLK_MCH_BCLK	AM5	CLK_MCH_BCLK	6
CLK_MCH_BCLK#	AM7	CLK_MCH_BCLK#	6
H_DRDY#	K7	H_DRDY#	7
H_HIT#	E4	H_HIT#	7
H_HITM#	C6	H_HITM#	7
H_LOCK#	G10	H_LOCK#	7
H_TRDY#	B7	H_TRDY#	7
H_DIN#0	K5	H_DIN#0	8
H_DIN#1	L2	H_DIN#1	8
H_DIN#2	AD13	H_DIN#2	8
H_DIN#3	AE13	H_DIN#3	8
H_DSTB#0	M7	H_DSTB#0	8
H_DSTB#1	K3	H_DSTB#1	8
H_DSTB#2	AD3	H_DSTB#2	8
H_DSTB#3	AH11	H_DSTB#3	8
H_DSTB#0	L7	H_DSTB#0	8
H_DSTB#1	K2	H_DSTB#1	8
H_DSTB#2	AC2	H_DSTB#2	8
H_DSTB#3	AJ10	H_DSTB#3	8
H_REQ#0	M14	H_REQ#0	7
H_REQ#1	E13	H_REQ#1	7
H_REQ#2	A11	H_REQ#2	7
H_REQ#3	H13	H_REQ#3	7
H_REQ#4	B12	H_REQ#4	7
H_RS#0	E12	H_RS#0	7
H_RS#1	D7	H_RS#1	7
H_RS#2	D8	H_RS#2	7

7 H_A#[3..35]

H_A#3	J13	H_A#3
H_A#4	C11	H_A#4
H_A#5	M11	H_A#5
H_A#6	C15	H_A#6
H_A#7	F16	H_A#7
H_A#8	L13	H_A#8
H_A#9	G17	H_A#9
H_A#10	C14	H_A#10
H_A#11	K16	H_A#11
H_A#12	E13	H_A#12
H_A#13	L16	H_A#13
H_A#14	J17	H_A#14
H_A#15	P15	H_A#15
H_A#16	R17	H_A#16
H_A#17	H20	H_A#17
H_A#18	K18	H_A#18
H_A#19	R17	H_A#19
H_A#20	H20	H_A#20
H_A#21	L19	H_A#21
H_A#22	D17	H_A#22
H_A#23	M17	H_A#23
H_A#24	N16	H_A#24
H_A#25	J19	H_A#25
H_A#26	B18	H_A#26
H_A#27	E17	H_A#27
H_A#28	F15	H_A#28
H_A#29	H20	H_A#29
H_A#30	E17	H_A#30
H_A#31	C18	H_A#31
H_A#32	A19	H_A#32
H_A#33	B18	H_A#33
H_A#34	N19	H_A#34
H_A#35	N19	H_A#35

16 M_CLK_DDR0 <<> M_CLK_DDR0 AV29

16 M_CLK_DDR1 <<> M_CLK_DDR1 BA23

16 M_CLK_DDR2 <<> M_CLK_DDR2 BA25

16 M_CLK_DDR3 <<> M_CLK_DDR3 AV23

16 M_CLK_DDR#0 <<> M_CLK_DDR#0 AW30

16 M_CLK_DDR#1 <<> M_CLK_DDR#1 BA23

16 M_CLK_DDR#2 <<> M_CLK_DDR#2 AW25

16 M_CLK_DDR#3 <<> M_CLK_DDR#3 AW23

16 DDR_CKE0_DIMMA <<> DDR_CKE0_DIMMA BE29

16 DDR_CKE1_DIMMA <<> DDR_CKE1_DIMMA AV32

16 DDR_CKE2_DIMMB <<> DDR_CKE2_DIMMB BD39

16 DDR_CKE3_DIMMB <<> DDR_CKE3_DIMMB BG37

16 DDR_CS0_DIMMA# <<> DDR_CS0_DIMMA# BG20

16 DDR_CS1_DIMMA# <<> DDR_CS1_DIMMA# BK16

16 DDR_CS2_DIMMB# <<> DDR_CS2_DIMMB# BG16

16 DDR_CS3_DIMMB# <<> DDR_CS3_DIMMB# BE13

16 M_ODT0 <<> M_ODT0 BH18

16 M_ODT1 <<> M_ODT1 BJ15

16 M_ODT2 <<> M_ODT2 BJ14

16 M_ODT3 <<> M_ODT3 BE16

SMRCOMP <<> SMRCOMP BK15

SMRCOMP# <<> SMRCOMP# BK14

SMRCOMP_VOH <<> SMRCOMP_VOH BK31

SMRCOMP_VOL <<> SMRCOMP_VOL BK31

SM_VREF_0 <<> SM_VREF_0 AR49

SM_VREF_1 <<> SM_VREF_1 AV44

DPLL_REF_CLK <<> DPLL_REF_CLK C42

DPLL_REF_SCLK <<> DPLL_REF_SCLK H48

DPLL_REF_SCLK# <<> DPLL_REF_SCLK# H47

6 CLK_MCH_3GPLL <<> CLK_MCH_3GPLL K44

6 CLK_MCH_3GPLL# <<> CLK_MCH_3GPLL# K45

DMI_RXN_0 <<> DMI_RXN_0 AM47

DMI_RXN_1 <<> DMI_RXN_1 AJ38

DMI_RXN_2 <<> DMI_RXN_2 AN42

DMI_RXN_3 <<> DMI_RXN_3 AN46

DMI_RXP_0 <<> DMI_RXP_0 AM47

DMI_RXP_1 <<> DMI_RXP_1 AJ39

DMI_RXP_2 <<> DMI_RXP_2 AN41

DMI_RXP_3 <<> DMI_RXP_3 AN45

DMI_TXN_0 <<> DMI_TXN_0 AJ46

DMI_TXN_1 <<> DMI_TXN_1 AJ41

DMI_TXN_2 <<> DMI_TXN_2 AM40

DMI_TXN_3 <<> DMI_TXN_3 AM44

DMI_TXP_0 <<> DMI_TXP_0 AJ47

DMI_TXP_1 <<> DMI_TXP_1 AJ42

DMI_TXP_2 <<> DMI_TXP_2 AM39

DMI_TXP_3 <<> DMI_TXP_3 AM43

GFX_VID_0 <<> GFX_VID_0 E35

GFX_VID_1 <<> GFX_VID_1 A39

GFX_VID_2 <<> GFX_VID_2 C38

GFX_VID_3 <<> GFX_VID_3 B39

GFX_VIR_EN <<> GFX_VIR_EN E36

CL_CLK <<> CL_CLK0 AM49

CL_DATA <<> CL_DATA0 AK50

CL_PWROK <<> ICH_CL_PWROK AT53

CL_RST# <<> CL_RST#0 AM49

CL_VREF <<> CL_VREF AM50

SDVO_CTRL_CLK <<> SDVO_CTRL_CLK H35

SDVO_CTRL_DATA <<> SDVO_CTRL_DATA K36

CLK_RE# <<> MCH_ICH_SYNC# G39

ICH_SYNC# <<> MCH_ICH_SYNC# G40

TEST_1 <<> TEST_1 R774

TEST_2 <<> TEST_2 R32

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

PLTRST1# <<> PLTRST1# R36

Layout Note: H_RCOMP trace width and spacing is 10/20

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Crestline (1 of 6)



LA-3302P

Thursday, March 01, 2007

Sheet 10 of 66

Rev 0.4

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL, INC. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Crestline(2 of 6)




Title	Crestline(2 of 6)		
Size	Document Number	Rev	0.4
	LA-3302P		
Date:	Thursday, March 01, 2007	Sheet	11 of 66



Strap Pin Table

CFG#	DMI X2 Select	Low = DMI x 2 High = DMI x 4 (Default)
CFG9	PCI Express Graphic Lane	Low = Reverse Lane High = Normal Operation (Default)
CFG16	FSB Dynamic ODT	Low=Dynamic ODT Disable High=Dynamic ODT Enable(default)
CFG19	DMI Lane Reversal	Low=Normal (default) High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIe1 is operational (defaults) High=SDVO and PCIe1 are operating simultaneously via PEG port
SDVO_CTRL_DATA		Low=No SDVO Device Present (default) High=SDVO Device Present



PEG_MTX_GRP_C_P0	C500	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P0
PEG_MTX_GRP_C_N0	C501	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N0
PEG_MTX_GRP_C_P1	C502	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P1
PEG_MTX_GRP_C_N1	C503	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N1
PEG_MTX_GRP_C_P2	C504	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P2
PEG_MTX_GRP_C_N2	C505	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N2
PEG_MTX_GRP_C_P3	C506	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P3
PEG_MTX_GRP_C_N3	C507	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N3
PEG_MTX_GRP_C_P4	C508	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P4
PEG_MTX_GRP_C_N4	C509	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N4
PEG_MTX_GRP_C_P5	C510	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P5
PEG_MTX_GRP_C_N5	C511	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N5
PEG_MTX_GRP_C_P6	C512	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P6
PEG_MTX_GRP_C_N6	C513	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N6
PEG_MTX_GRP_C_P7	C514	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P7
PEG_MTX_GRP_C_N7	C515	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N7
PEG_MTX_GRP_C_P8	C516	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P8
PEG_MTX_GRP_C_N8	C517	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N8
PEG_MTX_GRP_C_P9	C518	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P9
PEG_MTX_GRP_C_N9	C519	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N9
PEG_MTX_GRP_C_P10	C520	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P10
PEG_MTX_GRP_C_N10	C521	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N10
PEG_MTX_GRP_C_P11	C522	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P11
PEG_MTX_GRP_C_N11	C523	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N11
PEG_MTX_GRP_C_P12	C524	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P12
PEG_MTX_GRP_C_N12	C525	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N12
PEG_MTX_GRP_C_P13	C526	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P13
PEG_MTX_GRP_C_N13	C527	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N13
PEG_MTX_GRP_C_P14	C528	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P14
PEG_MTX_GRP_C_N14	C529	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N14
PEG_MTX_GRP_C_P15	C530	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_P15
PEG_MTX_GRP_C_N15	C531	1	2	0.1U_0402_10V7K-D	PEG_MTX_GRP_N15

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **Crestline(3 of 6)**

Size: Document Number **LA-3302P** Rev: 0.4



Date: Thursday, March 01, 2007 Sheet 12 of 66



DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **Crestline(5 of 6)**
 Date: Monday, February 26, 2007 Sheet 14 of 66
 Rev 0.4

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



VSS

VSS

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Crestline(6 of 6)


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Title		Crestline(6 of 6)	
Size	Document Number	Rev 0.4	
	LA-3302P		
Date:	Monday, February 26, 2007	Sheet	15 of 66

11 DDR_A_DQS#0[0..7] <<>>
 11 DDR_A_D[0..63] <<>>
 11 DDR_A_DM[0..7] <<>>
 11 DDR_A_DQS#0[7K] <<>>
 11 DDR_A_MA[0..14] <<>>

Layout Note:
Place near JDIM1




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Layout Note:
Place these resistor closely DIMM0, all trace length < 750 mil

Layout Note:
Place these resistor closely DIMM0, all trace length Max=1.3"

ON TOP SIDE



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.		
DDR11-SODIMM SLOT1		
File	Document Number	Rev
	LA-3302P	0.4
Date:	Thursday, March 01, 2007	Sheet 16 of 66

- 11 DDR_B_DQS#[0..7] <<>>
- 11 DDR_B_DQ[0..63] <<>>
- 11 DDR_B_DM[0..7] <<>>
- 11 DDR_B_DQS[0..7] <<>>
- 11 DDR_B_MA[0..14] <<>>

Layout Note:
Place near JDIM2




Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9V_DDR_VTT



Layout Note:
Place these resistor closely DIMM0, all trace length < 750 mil

Layout Note:
Place these resistor closely DIMM0, all trace length Max=1.3"

ON BOTTOM SIDE



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
DDRII-SODIMM SLOT2		
File	Document Number	Rev
	LA-3302P	0.4
Date:	Thursday, March 01, 2007	Sheet 17 of 66

FAN1 Control and Tachometer

$$VSET = \frac{R438}{R436+R438} \times 3.3V = 0.865V$$

$$VSET = \left(\frac{T_p - 70}{21} \right) \Rightarrow T_p = 88.2 \text{ C}$$



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



FAN & Thermal Sensor

LA-3302P

Thursday, March 01, 2007 Sheet 18 of 66



Populate R155 and de-pop R156 for discrete because it doesn't support DPST





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		
Internal LVDS		
Size	Document Number	Rev
	LA-3302P	0.4
Date:	Thursday, March 01, 2007	Sheet 19 of 86

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Evaluate Package










PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		CRT	
Size	Document Number	Rev	
	LA-3302P	0.4	
Date:	Thursday, March 01, 2007	Sheet	20 of 66




BIOS should not enable the internal GPIO pull up resistor

A16 away override strap.

PCI_GNT3#	Low = A16 swap override enabled. High = Default.
-----------	---

Boot BIOS Strap

PCI_GNT0#	SPI_CS1#	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: ICH8(1/4)

Size: Document Number
LA-3302P

Date: Thursday, March 01, 2007 Sheet 21 of 66







Package
9.6X4.06 mm

ICH8M Internal VR Enable Strap
(Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)

ICH_INTVRMEN	Low = Internal VR Disabled
	High = Internal VR Enabled(Default)


ICH8M LAN100 SLP Strap
(Internal VR for VccLAN1.05 and VccCL1.05)

ICH_LAN100_SLP	Low = Internal VR Disabled
	High = Internal VR Enabled(Default)



XOR Chain Entrance Strap

ICH_RSVD	HDA_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title ICH8(2/4)		
Size	Document Number LA-3302P	Rev 0.4
Date	Thursday, March 01, 2007	Sheet 22 of 66



No Reboot Strap	
SPKR	Low = Default
	High = No Reboot

Option to "Disable" clkrun. Pulling it down will keep the clks running.

Place closely pin U19.AC1

Place closely pin U19.B2

Within 500 mils

Within 500 mils

- >Side Top
- >Side Bottom
- >Rear Left
- >Rear Right
- >Smart Card
- >Biometric
- >Card Bus
- >Blue Tooth
- >Dock
- >WWAN

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: **ICH8(3/4)**

Size	Document Number	Rev
	LA-3302P	0.4

Date: Thursday, March 01, 2007 Sheet 23 of 66



Place Cap as close to A24 as possible











DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title		ICH8(4/4)	
Size	Document Number	LA-3302P	
Date:	Monday, February 26, 2007	Sheet	24 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

A23	VSS[001]	VSS[099]	K7
A22	VSS[002]	VSS[100]	L13
A21	VSS[003]	VSS[101]	L14
AA7	VSS[004]	VSS[102]	L15
AA6	VSS[005]	VSS[103]	L26
AA5	VSS[006]	VSS[104]	L27
AA4	VSS[007]	VSS[105]	L4
AA3	VSS[008]	VSS[106]	L5
AA2	VSS[009]	VSS[107]	LM2
AA1	VSS[010]	VSS[108]	LM3
AC14	VSS[011]	VSS[109]	LM4
AC13	VSS[012]	VSS[110]	LM5
AC12	VSS[013]	VSS[111]	LM6
AC11	VSS[014]	VSS[112]	LM7
AC10	VSS[015]	VSS[113]	LM8
AC9	VSS[016]	VSS[114]	M2
AC8	VSS[017]	VSS[115]	M3
AC7	VSS[018]	VSS[116]	M9
AC6	VSS[019]	VSS[117]	M10
AC5	VSS[020]	VSS[118]	M11
AC4	VSS[021]	VSS[119]	M12
AC3	VSS[022]	VSS[120]	N3
AC2	VSS[023]	VSS[121]	N4
AC1	VSS[024]	VSS[122]	N5
AD25	VSS[025]	VSS[123]	N16
AD24	VSS[026]	VSS[124]	N17
AD23	VSS[027]	VSS[125]	N26
AD22	VSS[028]	VSS[126]	N27
AD21	VSS[029]	VSS[127]	N28
AD20	VSS[030]	VSS[128]	N4
AD19	VSS[031]	VSS[129]	N5
AD18	VSS[032]	VSS[130]	P12
AD17	VSS[033]	VSS[131]	P13
AD16	VSS[034]	VSS[132]	P14
AD15	VSS[035]	VSS[133]	P15
AD14	VSS[036]	VSS[134]	P16
AD13	VSS[037]	VSS[135]	P17
AD12	VSS[038]	VSS[136]	P23
AD11	VSS[039]	VSS[137]	P28
AD10	VSS[040]	VSS[138]	P29
AD9	VSS[041]	VSS[139]	R11
AD8	VSS[042]	VSS[140]	R12
AD7	VSS[043]	VSS[141]	R13
AD6	VSS[044]	VSS[142]	R14
AD5	VSS[045]	VSS[143]	R15
AD4	VSS[046]	VSS[144]	R16
AD3	VSS[047]	VSS[145]	R17
AD2	VSS[048]	VSS[146]	R18
AD1	VSS[049]	VSS[147]	R28
AE25	VSS[050]	VSS[148]	R4
AE24	VSS[051]	VSS[149]	T12
AE23	VSS[052]	VSS[150]	T13
AE22	VSS[053]	VSS[151]	T14
AE21	VSS[054]	VSS[152]	T15
AE20	VSS[055]	VSS[153]	T16
AE19	VSS[056]	VSS[154]	T17
AE18	VSS[057]	VSS[155]	T2
AE17	VSS[058]	VSS[156]	T7
AE16	VSS[059]	VSS[157]	L12
AE15	VSS[060]	VSS[158]	L13
AE14	VSS[061]	VSS[159]	L14
AE13	VSS[062]	VSS[160]	L15
AE12	VSS[063]	VSS[161]	L16
AE11	VSS[064]	VSS[162]	L17
AE10	VSS[065]	VSS[163]	L23
AE9	VSS[066]	VSS[164]	L26
AE8	VSS[067]	VSS[165]	L27
AE7	VSS[068]	VSS[166]	L3
AE6	VSS[069]	VSS[167]	L13
AE5	VSS[070]	VSS[168]	L15
AE4	VSS[071]	VSS[169]	L16
AE3	VSS[072]	VSS[170]	L28
AE2	VSS[073]	VSS[171]	W2
AE1	VSS[074]	VSS[172]	W26
AE0	VSS[075]	VSS[173]	W27
AE25	VSS[076]	VSS[174]	W28
AE24	VSS[077]	VSS[175]	Y29
AE23	VSS[078]	VSS[176]	Y4
AE22	VSS[079]	VSS[177]	Y4
AE21	VSS[080]	VSS[178]	AB4
AE20	VSS[081]	VSS[179]	AB5
AE19	VSS[082]	VSS[180]	AB6
AE18	VSS[083]	VSS[181]	AB7
AE17	VSS[084]	VSS[182]	AD5
AE16	VSS[085]	VSS[183]	LA
AE15	VSS[086]	VSS[184]	W24
AE14	VSS[087]	VSS[086]	A1
AE13	VSS[088]	VSS_NCTF[02]	A2
AE12	VSS[089]	VSS_NCTF[03]	A28
AE11	VSS[090]	VSS_NCTF[04]	A29
AE10	VSS[091]	VSS_NCTF[05]	AH1
AE9	VSS[092]	VSS_NCTF[06]	AH2
AE8	VSS[093]	VSS_NCTF[07]	AH29
AE7	VSS[094]	VSS_NCTF[08]	AJ1
AE6	VSS[095]	VSS_NCTF[09]	AJ28
AE5	VSS[096]	VSS_NCTF[10]	AJ29
AE4	VSS[097]	VSS_NCTF[11]	B1
AE3	VSS[098]	VSS_NCTF[12]	B29



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.


Title: **DVD MODULE**

Size: Document Number
Date: Thursday, March 01, 2007






Rev: 0.4

LA-3302P

Sheet 25 of 66



U34 place as close to CODEC as possible



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title Azalia (HD) Codec

Size Document Number LA-3302P Rev 0.4


Date: Thursday, March 01, 2007 Sheet 26 of 66

Layout Notice : Place as close chip as possible.



R7, R9 are 1/2 W rating

Layout Notice : 1.2V filter. Place as close chip as possible.



Logic High Voltage must be 0.7V to 2.75V

Place R666 as close to the ASIC as possible. Pad is needed to measure 125MHz clock for debugging


Layout Notice : No high speed signal should be routed near RDAC or on adjacent layer to RDAC

Need to ensure crystal at least 300uW max power drive-level

LOM_CABLE_DETECT goes to an input on a system microcontroller that can poll this signal periodically and can de-assert the LOM_LOW_PWR when LOM_CABLE_DETECT signal is high. Connect to an EC GPIOC defined by the GPIO mapping.

R663 Reserved for BCM5752 as back-up solution

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



	NV_STRAP1	NV_STRAP0	SO	SI	CS#	SCLK
Auto-Sense Mode (Default)	0	0	0	0	0	0
Atmel AT45BCM021B	0	0	1	0	1	1
ST M45PE20	0	1	1	0	0	1

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

BCM5755M

LA-3302P






Title	BCM5755M			Rev	0.4
Size	Document Number	Sheet	28	of	66
Date:	Thursday, March 01, 2007	Sheet	28	of	66



Layout Notice : Place termination as close as ASIC as possible
The resistors need at least 1/16W

Layout Notice : Place bead as close PI3L500 as possible



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title
LAN TRANSFORMER

Size Document Number Rev 0.4

Date: Thursday, March 01, 2007 Sheet 29 of 66

LA-3302P

USB SMARTCARD READER.
 TYPE A (5V), B (3V), AB (5V/3V)
 & USB SMARTCARDS ARE SUPPORTED.







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			Smart Card O277CR6		
Size	Document Number		Rev		
	LA-3302P		0.4		
Date:	Thursday, March 01, 2007	Sheet	31	of	66



Rear USB Port



Rear USB Ports

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


USB 2.0 Port

LA-3302P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Title	USB 2.0 Port		
Size	Document Number	Rev	
Date	Thursday, March 01, 2007	Sheet	32 of 66



New MDC connector.

1	GND	RES	2
3	IAC_SDATA0	RES	4
5	GND	3.3V	6
7	IAC_SYNC	GND	8
9	IAC_SDATAIN	GND	10
11	IAC_RESET#	IAC_BITCLK	12





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
Title		
BT PORT and MDC		
Size	Document Number	Rev
	LA-3302P	0.4
Date:	Thursday, March 01, 2007	Sheet 33 of 66










Mini WWAN



Mini-Card Latch



Mini WLAN



PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+9%	1000	750	
+3.3Vaux	+9%	330	250	250 (Wake enable) 5 (Not wake enable)
+1.5V	+5%	500	375	NA

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **Mini Card**

Size: Document Number: **LA-3302P** Rev: 0.4

Date: Thursday, March 01, 2007 Sheet: 34 of 66



21 PCI_PIRQA#	PCI_PIRQA#	2	A0	B0	46	DOCK_PIRQA#	DOCK_PIRQA# 36
21,36 PCI_GNT0#	PCI_GNT0#	3	A1	B1	45	DOCK_GNT0#	DOCK_GNT0# 36
21,30,31 PCI_RST#	PCI_RST#	4	A2	B2	44	DOCK_PCIRST#	DOCK_PCIRST# 36
30,38 SYS_PME#	SYS_PME#	5	A3	B3	43	DOCK_SPME#	DOCK_SPME# 36
21,30 PCI_C_BE3#	PCI_C_BE3#	6	A4	B4	42	DOCK_C_BE2#	DOCK_C_BE3# 36
21,30 PCI_C_BE2#	PCI_C_BE2#	7	A5	B5	41	DOCK_C_BE1#	DOCK_C_BE2# 36
21,30 PCI_C_BE1#	PCI_C_BE1#	8	A6	B6	40	DOCK_C_BE0#	DOCK_C_BE1# 36
21,30 PCI_C_BE0#	PCI_C_BE0#	9	A7	B7	39	DOCK_IRDY#	DOCK_C_BE0# 36
21,30,36 PCI_IRDY#	PCI_IRDY#	10	A8	B8	38	DOCK_FRAME#	DOCK_IRDY# 36
21,30,36 PCI_FRAME#	PCI_FRAME#	11	A9	B9	37	DOCK_TRDY#	DOCK_FRAME# 36
21,30 PCI_TRDY#	PCI_TRDY#	14	A10	B10	34	DOCK_STOP#	DOCK_TRDY# 36
21,30 PCI_STOP#	PCI_STOP#	15	A11	B11	33	DOCK_LOCK#	DOCK_STOP# 36
21 PCI_PLOCK#	PCI_PLOCK#	16	A12	B12	32	DOCK_DEVSEL#	DOCK_LOCK# 36
21,30 PCI_DEVSEL#	PCI_DEVSEL#	17	A13	B13	31	DOCK_PERR#	DOCK_DEVSEL# 36
21,30 PCI_PERR#	PCI_PERR#	18	A14	B14	30	DOCK_SERR#	DOCK_PERR# 36
21,30 PCI_SERR#	PCI_SERR#	19	A15	B15	29	DOCK_PAR#	DOCK_SERR# 36
21,30 PCI_PAR#	PCI_PAR#	20	A16	B16	28	DOCK_PCI_IDSEL	DOCK_PAR# 36
21,30 PCI_PAR#	PCI_AD24	21	A16	B16	27		DOCK_PCI_IDSEL 36
		22	A17	B17	26		
		23	A18	B18	25		
			A19	B19			
			NC1	GND1	12		
			NC2	GND2	24		

DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.

DOCKING BUFFER

LA-3302P

Title		Rev	
Document Number		0.4	
Date:	Thursday, March 01, 2007	Sheet	35 of 66




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.











Title: **DOCKING CONN**
 Size: [] Document Number: [] Rev: 0.4
LA-3302P
 Date: Thursday, March 01, 2007 Sheet 36 of 66



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
Serial & FIR		
LA-3302P		
Date:	Thursday, March 01, 2007	Sheet 37 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






REV	BID1	BID0
X00	0	0
X01	0	1
X02	1	0
X03	1	1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.			
ECE5028			
File	Document Number		
Size	Rev 0.4		
LA-3302P			
Date:	Thursday, March 01, 2007	Sheet	38 of 66



R1752 no stuff when doing flash recovery



Place closely pin 58






32 KHz Clock



3.3V M_PWRGD

Net & Part	AMT Intel	Non-AMT Broacom
3.3V_M_PWRGD	Pin15 of 5025	NC
CH_RSMRST#	Pin23 of 5025	NC
M_ON	Pin24 of 5025	NC
SIO_SLP_M#	Pin25 of 5025	NC
1.05V_1.25V_M_PWRGD	Pin37 of 5025	NC
R238	Pin24 of 5025	NC
LOM_SUPER_IDDQ	NC	Refer to UMA
LOM_LOW_PWR	NC	Refer to UMA
LOM_CABLE_DETECT	NC	Refer to UMA






R84 place close to Flash ROM
Flash ROM 200 MIL SO8
Flash write protect bottom 4K of internal bootblock flash

Layout Note:
Place R84 within 500 mils from SPI flash.
Place R32 & R33 within 500 mils of the MEC5025.

Net	Value
FWP#	low=write protected
Flash write protect	bottom 4K of internal bootblock flash

DC/DC Interface



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.










POWER CONTROL

LA-3302P

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Title	POWER CONTROL		
Size	Document Number	Rev	0.4
Date:	Thursday, March 01, 2007	Sheet	41 of 66





DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
Title PAD and Standoff	
Size	Document Number
LA-3302P	
Date: Thursday, March 01, 2007	Sheet 43 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Rev 0.4



GPIO Input from EC



Z-series AC Adaptor Connector




THESE CAPS MUST BE NEXT TO JCHG

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.	
+DCIN	
File	LA-3302P
Size	Document Number
Date	Thursday, March 01, 2007
Sheet	44 of 66
Rev	0.0

+3.3V_ALWP/ +5V_ALWP/ +5V_ALW2 / +15V_ALWP



5 Volt +/-5%
 Thermal Design Current: 6.2A
 Peak current: 8.8A
 OCP min: 10.52A

3.3 Volt +/-5%
 Thermal Design Current: 9.0A
 Peak current: 12.9A
 OCP min: 15.79A



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

File	DC/DC +3V/ +5V		
Size	Document Number	LA-3302P	Rev 0.0
Date:	Thursday, March 01, 2007	Sheet 45	of 66

+1.5V_RUN / +1.05V_VCCP / +3.3V_ALW / +3.3V_RTC_LDO

1.5 Volt +/-5%
Thermal Design Current: 1.9A
Maximum current: 2.7A
OCP min: 3.04A

1.05 Volt +/-5%
Thermal Design Current: 4.2A
Peak current: 6.1A
OCP min: 9.61A



OK to Short if CAD System can Support

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DELL CONFIDENTIAL/PROPRIETARY
Compal Electronics, Inc.

Title: **+1.5V Run / +1.05V VCCP**

Size: Document Number
LA-3302P

Date: Thursday, March 01, 2007 Sheet 47 of 66



Iccmax=44A
 I_TDC=35A
 OCP=65A, Intel spec=50A

- VID0 2 PR239 1 0.0402 5%-D
- VID1 2 PR240 1 0.0402 5%-D
- VID2 2 PR241 1 0.0402 5%-D
- VID3 2 PR242 1 0.0402 5%-D
- VID4 2 PR243 1 0.0402 5%-D
- VID5 2 PR244 1 0.0402 5%-D
- VID6 2 PR245 1 0.0402 5%-D

- 8.10.22 H_DPRSTP# PR248
- 10.23 DPRSLPVR PR249 499 1.0402 1%-D
- 8 H_PSI# PR252 0.0402 5%-D
- PWR_MON# PC391 10K 0.402 1%-D
- 1U_0603.10V7K-D
- 38.39.42.54 RUNPWROK PR254 0.0402 5%-D
- VCCSENSE

- 39 IMVP_VR_ON PH3
- 10KB_0603.1%_ERTJ1V103FA-D
- PR486
- 4 4.95R 0.402 1%
- 8 VSSSENSE
- PC213 1000P 0.402 50V7K-D
- PC214 1000P 0.402 50V7K-D
- PR512 0.0402 5%-D

- PR257 332 0.402 1%-D
- PC190 680P 0.402 50V7K-D
- PR258 0.0603 5%-D
- PR259 1.86R 0.402 1%-D
- PR287 0.0402 5%-D
- PC250 1500P 0.402 50V7K-D
- PC197 220P 0.402 50V8J-D
- PC201 1000P 0.402 50V7K-D
- PC215 0.033U 0.402 16V7K-D
- PC216 0.033U 0.402 16V7K-D
- PC217 0.033U 0.402 16V7K-D
- PC218 0.033U 0.402 16V7K-D
- PC219 0.033U 0.402 16V7K-D
- PC220 0.033U 0.402 16V7K-D
- PC221 0.033U 0.402 16V7K-D
- PC222 0.033U 0.402 16V7K-D
- PC223 0.033U 0.402 16V7K-D
- PC224 0.033U 0.402 16V7K-D
- PC225 0.033U 0.402 16V7K-D
- PC226 0.033U 0.402 16V7K-D
- PC227 0.033U 0.402 16V7K-D
- PC228 0.033U 0.402 16V7K-D
- PC229 0.033U 0.402 16V7K-D
- PC230 0.033U 0.402 16V7K-D
- PC231 0.033U 0.402 16V7K-D
- PC232 0.033U 0.402 16V7K-D
- PC233 0.033U 0.402 16V7K-D
- PC234 0.033U 0.402 16V7K-D
- PC235 0.033U 0.402 16V7K-D
- PC236 0.033U 0.402 16V7K-D
- PC237 0.033U 0.402 16V7K-D
- PC238 0.033U 0.402 16V7K-D
- PC239 0.033U 0.402 16V7K-D
- PC240 0.033U 0.402 16V7K-D
- PC241 0.033U 0.402 16V7K-D
- PC242 0.033U 0.402 16V7K-D
- PC243 0.033U 0.402 16V7K-D
- PC244 0.033U 0.402 16V7K-D
- PC245 0.033U 0.402 16V7K-D
- PC246 0.033U 0.402 16V7K-D
- PC247 0.033U 0.402 16V7K-D
- PC248 0.033U 0.402 16V7K-D
- PC249 0.033U 0.402 16V7K-D
- PC250 0.033U 0.402 16V7K-D
- PC251 0.033U 0.402 16V7K-D
- PC252 0.033U 0.402 16V7K-D
- PC253 0.033U 0.402 16V7K-D
- PC254 0.033U 0.402 16V7K-D
- PC255 0.033U 0.402 16V7K-D
- PC256 0.033U 0.402 16V7K-D
- PC257 0.033U 0.402 16V7K-D
- PC258 0.033U 0.402 16V7K-D
- PC259 0.033U 0.402 16V7K-D
- PC260 0.033U 0.402 16V7K-D
- PC261 0.033U 0.402 16V7K-D
- PC262 0.033U 0.402 16V7K-D
- PC263 0.033U 0.402 16V7K-D
- PC264 0.033U 0.402 16V7K-D
- PC265 0.033U 0.402 16V7K-D
- PC266 0.033U 0.402 16V7K-D
- PC267 0.033U 0.402 16V7K-D
- PC268 0.033U 0.402 16V7K-D
- PC269 0.033U 0.402 16V7K-D
- PC270 0.033U 0.402 16V7K-D
- PC271 0.033U 0.402 16V7K-D
- PC272 0.033U 0.402 16V7K-D
- PC273 0.033U 0.402 16V7K-D
- PC274 0.033U 0.402 16V7K-D
- PC275 0.033U 0.402 16V7K-D
- PC276 0.033U 0.402 16V7K-D
- PC277 0.033U 0.402 16V7K-D
- PC278 0.033U 0.402 16V7K-D
- PC279 0.033U 0.402 16V7K-D
- PC280 0.033U 0.402 16V7K-D
- PC281 0.033U 0.402 16V7K-D
- PC282 0.033U 0.402 16V7K-D
- PC283 0.033U 0.402 16V7K-D
- PC284 0.033U 0.402 16V7K-D
- PC285 0.033U 0.402 16V7K-D
- PC286 0.033U 0.402 16V7K-D
- PC287 0.033U 0.402 16V7K-D
- PC288 0.033U 0.402 16V7K-D
- PC289 0.033U 0.402 16V7K-D
- PC290 0.033U 0.402 16V7K-D
- PC291 0.033U 0.402 16V7K-D
- PC292 0.033U 0.402 16V7K-D
- PC293 0.033U 0.402 16V7K-D
- PC294 0.033U 0.402 16V7K-D
- PC295 0.033U 0.402 16V7K-D
- PC296 0.033U 0.402 16V7K-D
- PC297 0.033U 0.402 16V7K-D
- PC298 0.033U 0.402 16V7K-D
- PC299 0.033U 0.402 16V7K-D
- PC300 0.033U 0.402 16V7K-D

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

+VCORE

LA-3302P

Thursday, March 01, 2007

Sheet 48 of 66





TABLE 3. PIN NAME DIFFERENCES

PIN	MAXIM	INTERSIL
1	GN0	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IMP	ICM
11	VDD	VDD5MB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CS0N
18	CSP	CSDP
20	DLO	LGATE
21	LOO	VDDP
23	LX	PHASE
24	DH	UGATE
25	BST	BOOT

"NC" means no-connect

Vin Detector
High 17.9 V
Low 17.24 V

Maximum charging current is 6.24A



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Charger

LA-3302P
Rev 0.0



+DC_IN discharge path

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Selector

LA-3302P

Date: Thursday, March 01, 2007 Sheet 50 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



GPU_COREP/ +1.25V_RUN

1.25 Volt +/-5%
 Thermal Design Current:2.1A
 Peak current: 3A
 OCP min: 6.31A

GPU_CORE
 Thermal Design Current:7.7A
 Peak current: 11A
 OCP min: 12.23A




Table 1

version	BOM structure	location
G86(1.15V)	2@	PR449, PR522
G72(1.0V)	1@	PR521, PR451

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		PWR_NVG72 +VDD_CORE	
Size		Document Number	
		LA-3302P	
Date		Thursday, March 01, 2007	Sheet 51 of 66
		Rev 0.0	




12 PEG_MTX_GRX_P[0..15] >> PEG_MTX_GRX_P[0..15]
 12 PEG_MTX_GRX_N[0..15] >> PEG_MTX_GRX_N[0..15]
 12 PEG_MRX_GTX_P[0..15] << PEG_MRX_GTX_P[0..15]
 12 PEG_MRX_GTX_N[0..15] << PEG_MRX_GTX_N[0..15]

PEG_MRX_GTX_P0	0.1U_0402_10V7K-D	2	1	C349	PEG_MRX_GTX_C_P0
PEG_MRX_GTX_N0	0.1U_0402_10V7K-D	2	1	C346	PEG_MRX_GTX_C_N0
PEG_MRX_GTX_P1	0.1U_0402_10V7K-D	2	1	C362	PEG_MRX_GTX_C_P1
PEG_MRX_GTX_N1	0.1U_0402_10V7K-D	2	1	C359	PEG_MRX_GTX_C_N1
PEG_MRX_GTX_P2	0.1U_0402_10V7K-D	2	1	C354	PEG_MRX_GTX_C_P2
PEG_MRX_GTX_N2	0.1U_0402_10V7K-D	2	1	C352	PEG_MRX_GTX_C_N2
PEG_MRX_GTX_P3	0.1U_0402_10V7K-D	2	1	C360	PEG_MRX_GTX_C_P3
PEG_MRX_GTX_N3	0.1U_0402_10V7K-D	2	1	C356	PEG_MRX_GTX_C_N3
PEG_MRX_GTX_P4	0.1U_0402_10V7K-D	2	1	C348	PEG_MRX_GTX_C_P4
PEG_MRX_GTX_N4	0.1U_0402_10V7K-D	2	1	C345	PEG_MRX_GTX_C_N4
PEG_MRX_GTX_P5	0.1U_0402_10V7K-D	2	1	C358	PEG_MRX_GTX_C_P5
PEG_MRX_GTX_N5	0.1U_0402_10V7K-D	2	1	C355	PEG_MRX_GTX_C_N5
PEG_MRX_GTX_P6	0.1U_0402_10V7K-D	2	1	C321	PEG_MRX_GTX_C_P6
PEG_MRX_GTX_N6	0.1U_0402_10V7K-D	2	1	C320	PEG_MRX_GTX_C_N6
PEG_MRX_GTX_P7	0.1U_0402_10V7K-D	2	1	C361	PEG_MRX_GTX_C_P7
PEG_MRX_GTX_N7	0.1U_0402_10V7K-D	2	1	C357	PEG_MRX_GTX_C_N7
PEG_MRX_GTX_P8	0.1U_0402_10V7K-D	2	1	C344	PEG_MRX_GTX_C_P8
PEG_MRX_GTX_N8	0.1U_0402_10V7K-D	2	1	C341	PEG_MRX_GTX_C_N8
PEG_MRX_GTX_P9	0.1U_0402_10V7K-D	2	1	C353	PEG_MRX_GTX_C_P9
PEG_MRX_GTX_N9	0.1U_0402_10V7K-D	2	1	C347	PEG_MRX_GTX_C_N9
PEG_MRX_GTX_P10	0.1U_0402_10V7K-D	2	1	C325	PEG_MRX_GTX_C_P10
PEG_MRX_GTX_N10	0.1U_0402_10V7K-D	2	1	C319	PEG_MRX_GTX_C_N10
PEG_MRX_GTX_P11	0.1U_0402_10V7K-D	2	1	C343	PEG_MRX_GTX_C_P11
PEG_MRX_GTX_N11	0.1U_0402_10V7K-D	2	1	C339	PEG_MRX_GTX_C_N11
PEG_MRX_GTX_P12	0.1U_0402_10V7K-D	2	1	C327	PEG_MRX_GTX_C_P12
PEG_MRX_GTX_N12	0.1U_0402_10V7K-D	2	1	C323	PEG_MRX_GTX_C_N12
PEG_MRX_GTX_P13	0.1U_0402_10V7K-D	2	1	C342	PEG_MRX_GTX_C_P13
PEG_MRX_GTX_N13	0.1U_0402_10V7K-D	2	1	C340	PEG_MRX_GTX_C_N13
PEG_MRX_GTX_P14	0.1U_0402_10V7K-D	2	1	C326	PEG_MRX_GTX_C_P14
PEG_MRX_GTX_N14	0.1U_0402_10V7K-D	2	1	C322	PEG_MRX_GTX_C_N14
PEG_MRX_GTX_P15	0.1U_0402_10V7K-D	2	1	C351	PEG_MRX_GTX_C_P15
PEG_MRX_GTX_N15	0.1U_0402_10V7K-D	2	1	C350	PEG_MRX_GTX_C_N15

PEG_MTX_GRX_P0	AF1	PEX_RX0
PEG_MTX_GRX_N0	AG2	PEX_RX0_N
PEG_MTX_GRX_P1	AG3	PEX_RX1
PEG_MTX_GRX_N1	AG4	PEX_RX1_N
PEG_MTX_GRX_P2	AF4	PEX_RX2
PEG_MTX_GRX_N2	AF5	PEX_RX2_N
PEG_MTX_GRX_P3	AG6	PEX_RX3
PEG_MTX_GRX_N3	AG7	PEX_RX3_N
PEG_MTX_GRX_P4	AF7	PEX_RX4
PEG_MTX_GRX_N4	AF8	PEX_RX4_N
PEG_MTX_GRX_P5	AG9	PEX_RX5
PEG_MTX_GRX_N5	AG10	PEX_RX5_N
PEG_MTX_GRX_P6	AF10	PEX_RX6
PEG_MTX_GRX_N6	AF11	PEX_RX6_N
PEG_MTX_GRX_P7	AG11	PEX_RX7
PEG_MTX_GRX_N7	AG12	PEX_RX7_N
PEG_MTX_GRX_P8	AF12	PEX_RX8
PEG_MTX_GRX_N8	AG13	PEX_RX8_N
PEG_MTX_GRX_P9	AF13	PEX_RX9
PEG_MTX_GRX_N9	AG14	PEX_RX9_N
PEG_MTX_GRX_P10	AF14	PEX_RX10
PEG_MTX_GRX_N10	AG15	PEX_RX10_N
PEG_MTX_GRX_P11	AF15	PEX_RX11
PEG_MTX_GRX_N11	AG16	PEX_RX11_N
PEG_MTX_GRX_P12	AG21	PEX_RX12
PEG_MTX_GRX_N12	AG22	PEX_RX12_N
PEG_MTX_GRX_P13	AF22	PEX_RX13
PEG_MTX_GRX_N13	AG23	PEX_RX13_N
PEG_MTX_GRX_P14	AG24	PEX_RX14
PEG_MTX_GRX_N14	AG25	PEX_RX14_N
PEG_MTX_GRX_P15	AG26	PEX_RX15
PEG_MTX_GRX_N15	AF27	PEX_RX15_N

PEG_MRX_GTX_C_P0	AD5	PEX_TX0
PEG_MRX_GTX_C_N0	AD6	PEX_TX0_N
PEG_MRX_GTX_C_P1	AE6	PEX_TX1
PEG_MRX_GTX_C_N1	AE7	PEX_TX1_N
PEG_MRX_GTX_C_P2	AD7	PEX_TX2
PEG_MRX_GTX_C_N2	AC7	PEX_TX2_N
PEG_MRX_GTX_C_P3	AE8	PEX_TX3
PEG_MRX_GTX_C_N3	AE9	PEX_TX3_N
PEG_MRX_GTX_C_P4	AD10	PEX_TX4
PEG_MRX_GTX_C_N4	AC10	PEX_TX4_N
PEG_MRX_GTX_C_P5	AE12	PEX_TX5
PEG_MRX_GTX_C_N5	AE13	PEX_TX5_N
PEG_MRX_GTX_C_P6	AD13	PEX_TX6
PEG_MRX_GTX_C_N6	AC13	PEX_TX6_N
PEG_MRX_GTX_C_P7	AE15	PEX_TX7
PEG_MRX_GTX_C_N7	AD15	PEX_TX7_N
PEG_MRX_GTX_C_P8	AE15	PEX_TX8
PEG_MRX_GTX_C_N8	AE16	PEX_TX8_N
PEG_MRX_GTX_C_P9	AC18	PEX_TX9
PEG_MRX_GTX_C_N9	AD18	PEX_TX9_N
PEG_MRX_GTX_C_P10	AE18	PEX_TX10
PEG_MRX_GTX_C_N10	AE19	PEX_TX10_N
PEG_MRX_GTX_C_P11	AC21	PEX_TX11
PEG_MRX_GTX_C_N11	AD21	PEX_TX11_N
PEG_MRX_GTX_C_P12	AE21	PEX_TX12
PEG_MRX_GTX_C_N12	AE22	PEX_TX12_N
PEG_MRX_GTX_C_P13	AD22	PEX_TX13
PEG_MRX_GTX_C_N13	AD23	PEX_TX13_N
PEG_MRX_GTX_C_P14	AE25	PEX_TX14
PEG_MRX_GTX_C_N14	AE26	PEX_TX14_N
PEG_MRX_GTX_C_P15	AE24	PEX_TX15
PEG_MRX_GTX_C_N15	AD24	PEX_TX15_N

PEX_REFCLK	AE3
PEX_REFCLK_N	AE4
PEX_RST_N	AC6



DELL CONFIDENTIAL/PROPRIETARY








Compal Electronics, Inc.

NVG86 PCIE,GPIO,CLK



LA-3302P

Date: Thursday, March 01, 2007 Sheet 52 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Populate R828 for G86
Populate R605 for G72.
R828, R605 place overlap




LCD A0+	@ C181	1	2	LCD A0-	@ C181	1	2	3.3P_0402_50V8C-D
LCD A1+	@ C192	1	2	LCD A1-	@ C192	1	2	3.3P_0402_50V8C-D
LCD A2+	@ C193	1	2	LCD A2-	@ C193	1	2	3.3P_0402_50V8C-D
LCD B0+	@ C196	1	2	LCD B0-	@ C196	1	2	3.3P_0402_50V8C-D
LCD B1+	@ C207	1	2	LCD B1-	@ C207	1	2	3.3P_0402_50V8C-D
LCD B2+	@ C209	1	2	LCD B2-	@ C209	1	2	3.3P_0402_50V8C-D

Keep stub for caps as small as possible

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.
NVG86 Memory Interface
LA-3302P
Date: Thursday, March 01, 2007 Sheet 53 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Populate C251, C255 for G86 and G72 solution per Nvidia

For G8x use. NC for G7x

Populate R825 for G72MV
Populate R35 for G86MV.
R825, R35 place overlap

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

NVG86 Power

LA-3302P

Size	Document Number	Rev
		0.4
Date:	Thursday, March 01, 2007	Sheet 54 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Populate R824 for G72MV
 Populate R174 for G86.
 R174,R824 place overlap

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.		
NVG86 Ground		
Size	Document Number	Rev
	LA-3302P	0.4
Date:	Thursday, March 01, 2007	Sheet 55 of 66


G72MV STRAPS

STRAPS	PIN	DESCRIPTION	Value	
ROM_TYPE[1:0]	MIOBD10 MIOB_VSYNC	Parallel=00, SERIAL AT25F=01 DEFAULT, Serial SST45VF=10, LPC=11	01	
SUB_VENDOR	MIOAD1	VBIOS on card (pull high) VBIOS with system BIOS (pull down)	0	
PEX_PLL_TERM	MIOAD0		0	
RAM_CFG[3:0]	MIOBD0 MIOBD1 MIOBD8 MIOBD9	For GDDR1	8Mx32 DDR monolithic (64bit) 300MHz, 1.8V	0001
			8Mx32 DDR monolithic (32bit) 300MHz, 1.8V	1001
			8Mx32 DDR (Samsung K4D5323QF-GC) 300MHz, 1.8V	0010
		4Mx32 DDR generic (64bit) 1.8V I/O	0100	
		4Mx32 DDR generic (32bit) 1.8V I/O	1100	
		For GDDR3	Infineon 16Mx32 500MHz, 1.8V	0001
			Hynix 16Mx32 500MHz, 1.8V	0010
			Samsung 16Mx32 500MHz, 1.8V	0011

- 52 RAM_CFG0
- 52 RAM_CFG1
- 52 RAM_CFG2
- 52 RAM_CFG3
- 53 SUB_VENDOR
- 53 3GIO_ADR_0
- 53 3GIO_ADR_1
- 53 3GIO_ADR_2
- 52 BAR2_SIZE
- 52 PCI_IOBAR
- 53 PEX_PLL_EN_TERM100
- 52 PCI_DEVID4
- 52 PCI_DEVID3
- 52 PCI_DEVID2
- 52 PCI_DEVID1
- 52 PCI_DEVID0



Device ID strapping				
	DEVID3	DEVID2	DEVID1	DEVID0
G72GLM	1	1	0	0
G72M	1	0	0	0
G72MV	0	1	1	1
G86MV	1	0	1	1



	S0
-1.75% (DOWN)	0
±0.875% (CENTER)	1

S0 Internal pull up

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title: NVG86 Spread Spectrum & Strapping

Size: Document Number LA-3302P Rev 0.4

Date: Thursday, March 01, 2007 Sheet 57 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSMITTED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	38	HW	08/2/2006	Compal	BID change to X01	Pop R108, depop R106	X01
2	18	HW	08/10/2006	Compal	Change SOT23 package to SOT323 package	Change Q102, Q59 to SOT323 package	X01
3	7	HW	08/21/2006	Compal	BITS issue WI86517 (S5 state back driver issue)	Change R324 pin1 connect from +3.3V_ALW to +3.3V_SUS	X01
4	41	HW	08/21/2006	Compal	Bits issue WI84312 (Derating issue)	Change R151 from 30 ohm to 75 ohm	X01
5	23	HW	08/21/2006	Compal	Bits issue WI86509	Populate R761 and change value from 100k to 10k. Change R761 pin1 connect from +3.3V_ALW to +3.3V_SUS	X01
6	39	HW	08/21/2006	Compal	Bits issue WI86511	Add R401 (100K) for signal BC_DAT pull up to +3.3V_ALW	X01
7	37	HW	08/21/2006	Compal	Bits issue WI86512	Change R131 to no-stuff and from 4.7k to 100k per SMSC	X01
8	23	HW	08/21/2006	Compal	Bits issue WI86516	R509 PU for SIO_EXT_SMI# change from +3.3V_ALW to +3.3V_SUS to prevent backdrive through the ICH in S4/S5	X01
9	38, 39	HW	08/21/2006	Compal	Bits issue WI86518	Swap PSID GPIO from ECE5018 pin 71 with MEC5025 ITP_DBRESET# pin 55	X01
10	38, 39	HW	08/21/2006	Compal	Bits issue WI86532	Swap BEEP (ECE5018 GPIOB[6]) with PLTRST_DELAY# (MEC5025 SGPIO46)	X01
11	18	HW	08/21/2006	Compal	Bits issue WI86752	Change pull-up rail for R773 from +5V_SUS to +3.3V_SUS	X01
12	21	HW	08/30/2006	Compal	Bits issue WI86530	Move SB_NB_PCIE_RST# to GPIO4/PIRQG# pinF12 per M08 design	X01
13	21	HW	09/7/2006	Compal	Bits issue WI86529	Move SB_WLAN_PCIE_RST# to GPIO3/PIRQF# U32 pin G11 per M08 direction, add test point T1 on pin F18	X01
14	39	HW	09/7/2006	Compal	Bits issue WI86376. Due to increase in number of payloads the BIOS is carrying	Change U23 from (ST M25P80 8M bit) to (MXIC MX25L1605AM2C 16M bit)	X01
15	54	HW	09/7/2006	Compal	Bits issue WI87262. Add depopulated soft start capacitor	Add C85 (470PF_0402) across R244	X01
16	43	HW	09/11/2006	Compal	Bits issue WI90535	Change Q5 to MMBT3906WT1G, R15 to 150 ohm. Add R638 on LED_WLAN_OUT# pull up to +3.3V_WLAN. Add R639 (10K ohm) in series on LED_WLAN_OUT#	X01
17	7	HW	09/14/2006	Compal	Briscoe ESD/EMI Improvement Requests on PT	Remove ITP port and just keep ITP test point	X01
18	34	HW	09/14/2006	Compal	Bits issue WI90713	No stuff C16	X01
19	43	HW	09/14/2006	Compal	Bits issue WI90712	Remove R73, R178, C192, and C193	X01
20	43	HW	09/14/2006	Compal	Bits issue WI90705	Add SMBus isolation circuit for WLAN, R640,R645,R660,R662,Q45,Q46	X01
21	34	HW	09/14/2006	Compal	Bits issue WI90696	JMINI1 connect to +3.3V_RUN. Removed C427	X01
22	12	HW	09/14/2006	Compal	Shunt caps on LVDS for improving WWAN	Add C181,C192,C193,C196,C207,C209 cross LVDS signals	X01
23	27	HW	09/14/2006	Compal	Bits issue WI90516	Remove C759 from mic amp bias circuit	X01
24	26	HW	09/14/2006	Compal	Bits issue WI90487	Populate R541to cut BEEP level in half	X01

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Changed-List History	
Size	Document Number	Rev	
	LA-3302P	0.4	
Date:	Monday, February 26, 2007	Sheet	58 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
25	18,52	HW	09/14/2006	Compal	Bits issue WI90207	Connect THERMTRIP_VGA# from U10 pinB13 to U10 pin A13. Populate R186 for THERMTRIP_VGA# pull up	X01
26	43	HW	09/14/2006	Compal	Bits issue WI89637	Populate EMI Clips Clip1, Clip2, Clip3, Clip4, Clip6	X01
27	23	HW	09/14/2006	Compal	Bits issue WI89409	No stuff R516, add R690 (8.2K ohm) for pull up ICH8 pin AF22 to +3.3V_SUS	X01
28	25	HW	09/14/2006	Compal	Bits issue WI89407	Add Q68, Q69, R691, R692 for HDDC_EN and MODC_EN circuits	X01
29	41	HW	09/14/2006	Compal	Bits issue WI89394	Change connect R765 pin1, R623 pin1, R621 pin1, R766 pin1, R637 pin1, R300 pin1 from +5V_ALW to +5V_ALW2	X01
30	37,39	HW	09/14/2006	Compal	Bits issue WI89379	Change R387,R389 from 1M to 2.7K. Add R778,R779 for AUX_ON,AC_OFF	X01
31	39	HW	09/15/2006	Compal	Bits issue WI92249	Change R730 from 100K to 4.7K ohm	X01
32	57	HW	09/15/2006	Compal	Bits issue WI92188. The MIO_A_D0 signal has an internal pull-down in the GPU	Remove R39	X01
33	53,55	HW	09/18/2006	Compal	Bits issue WI92289	U10 (NV86) pin F11,F12 connect to test point T89,T90 for testing and debug	X01
34	23	HW	09/18/2006	Compal	Bits issue WI92296	PLTRST_DELAY# move from ECE5018 GPOB[6] to ICH8 GPIO38	X01
35	34	HW	09/18/2006	Compal	Bits issue WI92287,WI90716	R660 and R662 connected to CLK_SCLK and CLK_SDATA.	X01
36	57,37,22,33,28,19,20	HW	09/18/2006	Compal	EMI solutions	Populate SSCG U21,R189,R198,R199,L19,C297,C282,R166. depopR165. Populate RS232 C152,153,154,155,156,157,158,159. Resume ICH_AZ_MDC_BITCLK C656,R123,C128. Add R790,R791,C232, C267. Change L63,L65 from 0603size to 0805size. Add C309,C316 for LOM. Add C427,C463 for LVDS. Add fuse F3, R792 for CRT. Populate C660, R545 (10 ohm),C721 (10P)	X01
37	23,36	HW	09/18/2006	Compal	Bits issue WI92298	Move SIO_EXT_SCI# from to ICH8 GPIO11/SMBALERT# pin AG22 to GP012 pin AC19. Remove D22 and R761 and net DOCK_DET#	X01
38	23	HW	09/18/2006	Compal	Bits issue WI92299	ICH8 Pin AG22 tie to LOM_ICH_SMBALERT#. Add R793 (0 ohm) series on LOM_ICH_SMBALERT# and LOM_SMB_ALERT#. Change R730 pull up rail from +3.3V_ALW to +3.3V_LAN. Add R807 pull up to +3.3V_SUS for LOM_ICH_SMBALERT#	X01
39	39	HW	09/18/2006	Compal	Bits issue WI92301	Move ALW_PWRGD_3V_5V from MEC5025 pin 18 to MEC5025 pin 29. Remove 3.3V_5V_SUS_PWRGD from MEC5025 pin 29	X01
40	38,39	HW	09/18/2006	Compal	Bits issue WI92305	Swap DOCK_SMB_PME and DOCK_SMB_ALERT# from MEC5025 pin3 and ECE5028 pin76	X01
41	39,42	HW	09/18/2006	Compal	Bits issue WI92308	Removed 3.3V_LAN_PWRGD from MEC5025 KSO15/GPIO5. Remove U52,Q83,D29,R89,R98,R381,C784,C182,C183,C184	X01
42	39	HW	09/18/2006	Compal	Bits issue WI92312	Add R795 (10K ohm) pull down for MEC5025 pin 14	X01
43	29	HW	09/19/2006	Compal	EMI issue	Populate R671~R678 and C866~C869. Change L69~L76 from 24NH to 36NH inductor	X01
44	27	HW	09/19/2006	Compal	Bits issue WI90510	Add R796,R797 (0ohm) between L47/L48 and C728/C730	X01
45	57	HW	09/20/2006	Compal	EMI request	Add R798~R803 for strap damping	X01

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		Changed-List History	
Size	Document Number	Rev	
LA-3302P		0.4	
Date:	Monday, February 26, 2007	Sheet	59 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
46	18	HW	09/20/2006	Compal	Bits issue WI92860	Depop Q39 and R427	X01
47	28	HW	09/20/2006	Compal	Bits issue WI92858	Change R669 to from 1.15K to 1.13K. Depop C771 & C772. Change C861 and C862 to 22pF	X01
48	38	HW	09/20/2006	Compal	Bits issue WI92857	Add no-stuff series 0-ohm for ITP_DBRESET# on ECE5028	X01
49	33	HW	09/21/2006	Compal	Bits issue WI93157	Remove R586 and make JMDC pin2 NC	X01
50	34	HW	09/21/2006	Compal	Bits issue WI93158	Depop Q45, Q46	X01
51	6	HW	09/25/2006	Compal	Bits issue WI93403	C484 change to 33pF, C861/C862 change to 22pF	X01
52	29	HW	09/26/2006	Compal	Bits issue DF86424	No Populate C866-C869/R671-R678	X01
53	40	HW	09/26/2006	Compal	EMI request	Add D37-D40 for stick point signals	X01
54	32	HW	09/27/2006	Compal	Bits issue DF94094	Add FUSE4,FUSE5	X01
55	9	HW	09/28/2006	Compal	Bits issue WI94923	C329,C330 chagne back to 10 0805 X6S	X01
56	18	HW	10/05/2006	Compal	Bits issue WI94892	Populate R771, C750, R772, Q102, R773	X01
57	30	HW	10/05/2006	Compal	Bits issue WI95910	Change R603 from 6.2k to 5.9k. Change C805 from 820pF to 270pF	X01
58	38,23 27,6	HW	10/05/2006	Compal	Bits issue WI95932	No stuff R227, R221, C89, C93, C97, c401, C92, r72, C90, C94. No stuff C775-C781, C785. No stuff R514 (no iAMT). Populate R515.	X01
59	36	HW	10/14/2006	Dell	Bits issue WI97539	Added signal DOCK_DET# to JDOCKBpin137, pin205 and Q3pin2	X02
60	9	HW	10/17/2006	Dell	Bits issue WI97837	Add 0.1 uf (0402) caps on +Vcc_Core to Gnd. Four total, bottom of board. (C870 ~ C873)	X02
61	23	HW	10/18/2006	Dell	Bits issue WI98222 (Change for ASF2.0 due to ICH8M errata)	1. No stuff R502, R503 2. Connect the pad of R503.2 to the pad of R498.2 3. Connect the pad of R502.1 to the pad of R499.2	X02
62	38	HW	10/24/2006	Dell	Board ID Changed to X02	Populated R106, R107. Depopulated R108, R109.	X02
62	38	HW	10/24/2006	Dell	Bits issue WI98660	The DevID for G86 on Briscoe needs to be updated to 1011	X02
63	23	HW	11/16/2006	Dell	Bits issue WI104573	Add R816,C874 for USB_IDE#. R817,C875 for SIO_EXT_WAKE#. R819,C876 for PCIE_MCARD1_DET#. R820,C878 for USB_MCARD1_DET#. R818,C877 for USB_MCARD2_DET#. Remove net RSVD_GPIO6 and R513	X02
64	6,23,34	HW	11/16/2006	Dell	Bits issue WI103311	Change R309 from 8.2K to 2.2K. No stuff R820. No stuff R550	X02
65	39	HW	11/18/2006	Dell	Bits issue WI103986	Change C379 from 22pF to 33pF per KDS X'tal report	X02
66	25,41	HW	11/20/2006	Compal	Bits issue WI105207	Change net name from +5V_ALW2 to +3.3V_ALW2 at R618.1, R626.1, R623.1, R621.1, R766.1, R765.1, R637.1, R300.	X03

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Changed-List History		
Title	LA-3302P	
Size	Document Number	Rev
		0.4
Date:	Monday, February 26, 2007	Sheet 60 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
67	28	HW	11/21/2006	Dell	Bits issue WI105200	Change L64,L66,L67,L68 from BLM18AG601SN1D to BK1608LM182. Change R668 to L88 BK1608LM182. Change L63, L65 from BLM21AG601SN1D to BK2125LM182.	X02
68	6,54,57	HW	11/21/2006	Dell	Bits issue WI105712	Depop R697, change R286 to 0 ohm. Pop L53, depop L16. Pop L27, C314, C315. Depop L20, L21, pop L54, L55. Depop L17.	X02
69	38,39	HW	11/21/2006	Dell	Bits issue WI105754	Change R794 pin1 from +5V_ALW to +3.3V_ALW. Change R245 pin1 from +3.3V_ALW to +5V_ALW	X02
70	26	HW	11/21/2006	Dell	Bits issue WI105758. Updates for potential Back Drive	Add 100kohm resistor R721 between U35 pin 40 and +3.3V_RUN and 1000pF cap C759	X02
71	21,23,34	HW	12/1/2006	Dell	Bits issue WI106999	Please populate R820 with a 4.7k-ohm resistor. Move signal PCIE_MCARD2_DET# from ICH8m GPIO20 pinAE11 to PIRQH#/GPIO5 pinB3. Delete R457 and net ICH_GPIO5_PIRQH#. Populate R550	X02
72	41	HW	12/1/2006	Dell	Bits issue WI107466. +2.5V_LAN in-rush current test fai.	Populate C208	X02
73	6	HW	12/5/2006	Dell	Bits issue WI107881	Change R286 from 0 ohm to 33 ohms	X02
74	27	HW	12/6/2006	Dell	Bits issue WI107896	Change R554 from 10K to 0 ohm	X02
75	36,38	HW	12/6/2006	Dell	Bits issue WI108259. Per M08 GPIO map rev A15 Change list	Change net DOCK_SMB_PME to DOCK_SMB_PME#	X02
76	9	HW	12/6/2006	Dell	Bits issue WI108223	Change C177,C179,C178,C366,C338,C365 to EEFSX0D221E7 220uF	X02
77	52	HW	12/12/2006	Dell	Bits issue WI109622. Per NB8M PUN document	Change R35 from 60.4 ohm to 40.2 ohm	X02
78	55	HW	12/13/2006	Dell	Bits issue WI109627	Change R174 from 40.2 ohm to 30 ohm	X02
79	39	HW	12/14/2006	Dell	Bits issue WI110179	Add EC_FLASH_PAD pin1 connect to +3.3V_ALW, pin2 connect to R76 pin1 and R80 pin1	X02
80	27	HW	12/15/2006	Dell	Bits issue WI110158	Add R822 (1M_0402) from Pin 10 (C1P) pin of MAX9789A to ground	X02
81	26	HW	12/18/2006	Dell	Bits issue WI110749	Add R823 (10K_0402) to ground on pin 47 of STAC9205 (U37)	X02
82	29	HW	12/20/2006	Dell	Bits issue WI111288	Change R683 from 150ohms to 110 ohms, R684 from 150ohms to 200ohms	X02
83	12,23,28	HW	12/25/2006	Dell	Change AC Coupling Cap SPEC for PCIE	Change C500-C531,C664,C666-C670,C851,C853 from 0.1uF Y5V to 0.1uF X7R	X02
84	54,55	HW	1/5/2007	Dell	Bits issue WI113179	Change R174 to 24.9 ohm for G86, Add R824 40.2 ohm for G72. Change R35 to 45.3 ohm G86, add R825 60.4 ohm for G72MV	X03
85	56	HW	1/5/2007	Dell	Bits issue WI113180	Add R826,R827 243 ohm for G86	X03
86	53,56	HW	1/5/2007	Dell	Bits issue WI113227	Add R828,R829,R830,R831,R832 487 ohm for G86	X03
87	38	HW	1/5/2007	Dell	Chagne Board ID to X03	Populate R108, de-pop R106	X03
88	6	HW	1/8/2007	Dell	Bits issue WI113588	Change U10 value to G86-620-A2. Add R833=147 ohm with R697 use 1@ for G72. R286=33 ohm use 2@ for G86. Change R48 note to "Reserved for GFx debug".	X03

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Changed-List History

LA-3302P
 Date: Monday, February 26, 2007 Sheet 61 of 66

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
89	38	HW	1/26/2007	Dell	Bits issue WI115658. M08 GPIO map rev A16 change	Change ECE5028 GPIOF4 from BID2 to CHIPSET_ID.	X03
90	23	HW	2/12/2007	Dell	Bits issue WI121957	Add R834 (1M_0402_1%) for ICH_LAN_RST#	X03
91	27	HW	2/12/2007	Dell	Bits issue WI121438	Change R565 from 10K to 100k ohm	X03
92	41	HW	2/12/2007	Dell	Bits issue DF116813	Depop C194, changed C815 from 4700pF to 2200pF	X03
93	54	HW	2/14/2007	Dell	Modify pop option symbol for G72M/G86M power bead	L53,L27,L55,L54, with 2@, L16,L17,L21, L20, with 1@	X03
94	57	HW	2/14/2007	Dell	Modify NV strap table	Change GDDR3 table from 500 MHz to 700 MHz	X03
95	18	HW	2/26/2007	Dell	Bits issue WI124164	populate C640 = 10uF for G72MV. Add 1@ for C640	X03
96	54 57	HW	2/26/2007	Dell	Bits issue WI124408	Add note "Populate C251, C255 for G86 and G72 solution per Nvidia". Add 2@ for C314, C315, R805 and R57. Add 1@ for R49.	X03
97	54	HW	2/27/2007	Dell	Bits issue WI123608	Change C233 from X5R to X7R	X03
98	23	HW	2/27/2007	Dell	Bits issue WI125173. Per Intel's latest recommendation	Change R834 from 1M to 10K	X03
99	54	HW	2/28/2007	Dell	Bits issue WI123608	Change C233 back to X5R	X03
100	18 52	HW	2/28/2007	Dell	Bits issue WI124613. Need to connect THERMTRIP_VGA to the thermal sensor for G86	Add 2@ for R756, R187, Q76, C203	X03
101	18	HW	3/1/2007	Dell	Bits issue WI125873. Populate circuit for THERMTRIP_MCH#	Populate R427 and Q39	X03
102	27	HW	3/7/2007	Dell	Bits issue WI127300	Change U40 from 74AHC1G08 to 74AHCT1G08	X03

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title		Changed-List History	
Size	Document Number	Date	Rev
	LA-3302P	Wednesday, March 07, 2007	0.4
Date: Wednesday, March 07, 2007		Sheet 62	of 66

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	48/50	PWR	9/14	Elick	change the AL CAP to 2000hr	change PC380 from SF10004M08L to SF000000S8L. change PC381 from SF10004M08L to SF000000S8L. change PC382 from SF10004M08L to SF000000S8L.	0.1
2	45	PWR	9/14	DELL	change to correct parts for 15ALW	change PD55 from SCSB717F08L to SCS00001U8L. change PD56 from SCSB717F08L to SCS00001U8L.	0.1
3	48	PWR	9/14	DELL	change to PSL of DELL	change PH2 from SL20000030L to SL200000F8L	0.1
4	44	PWR	9/14	DELL	change to PSL of DELL	change PL1 from SM01001680L to SM010008U0L.	0.1
5	44	PWR	9/14	DELL	change to PSL of DELL	change PL2 from SM01001418L to SM010009C8L. change PL34 from SM01001418L to SM010009C8L.	0.1
6	46	PWR	9/14	DELL	BITS-WI89364 The 0.9V_DDR_VTT_PWRGD net is not used at the MEC5025. The 0.9V_DDR_VTT_PWRGD net should be no connect at the MEC5025 pin 73.	remove PR437, PR438, PR441, PQ93 and PQ94.	0.1
7	45	PWR	9/14	DELL	BITS-WI91011 change to correct current limits	Change PR383 from 124K(SD03412438L) to 150K(SD03415038L). Change PR382 from 187K(SD03418738L) to 226K(SD03422638L).	0.1
8	47	PWR	9/14	DELL	BITS-WI91278 following DELL rule	Depopulate PR415 and PR416 resistors.	0.1
9	49	PWR	9/14	DELL	BITS-WI91289 be compliant with the reference schematic.	Change PR274 from 4.7 ohm(SD000006T8L) to 33 ohm(SD014330A8L). Populate PR373 and PD54.	0.1
10	51	PWR	9/14	DELL	BITS-WI91295 Implement changes to 1.25V_RUN and GPU Core regulators	Add PC410 10uF, 1206, 25V at the input rail (+PWR_SRC) of the 1.25V_RUN regulator. Change PR460 from 0 ohm(SD01300008L) to 1 ohm(SD013100B8L). Change PR459 from 0 ohm (SD01300008L) to 1 ohm(SD013100B8L). Change PR449 ground connection from AGND to PGND.	0.1
11	47	PWR	9/14	DELL	BITS-WI91372 following DELL rule	Change PR408 from 75K(SD03475028L) to 82.5K(SD00000278L).	0.1
12	44	PWR	9/14	DELL	BITS-WI91682 DC IN schematic changes.	Change PL1 from SM01001680L to SM010008U0L. Change PQ100 from SI2301BDS(SB923010020) to PQ100A depopulated IMD2A(SB000009N8L). Change PQ101 from SI2301BDS(SB923010020) to PQ100B depopulated IMD2A(SB000009N8L). Change PR12 from 10K,0603(SD01310028L) to 4.7K,0805(SD00247018L).	0.1
13	45	PWR	9/14	DELL	BITS-WI90985 following DELL rule	Change PC285 pin 2 pad connection from PGND to AGND.	0.1
14	45	PWR	9/14	DELL	BITS-WI90988 Change PQ83 from FDS8880 to BSC079N03SG PPAK	Change PQ83 from SB000004U8L to SB000004D8L.	0.1
15	51	PWR	9/15	DELL	BITS-WI92173 correct the current limit on GPU CORE regulator	Change PR451 from 140K(SD03414038L) to 182K(SD03418238L)	0.1

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY			
Chaged-List History 1			
	Size	Document Number	Rev
		LA-3302P	0.6
Date:	Monday, February 26, 2007		Sheet 63 of 66

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
16	51	PWR	9/15	DELL	BITS-WI92161 correct the current limit on 1.25V_RUN regulator.	Change PR453 from 140K(SD03414038L) to 205K (SD03420538L)	0.1
17	46	PWR	9/15	DELL	BITS-WI91932 correct the current limit on 1.8V output	Change PR202 from 61.9K(SD03461928L) to 100K (SD03410038L)	0.1
18	46	PWR	9/18	DELL	BITS-WI92459 follow BITS of DELL	change PR193 to be populate. change PR506 to be populate. change PR505 to be depopulate.	0.1
19	48	PWR	9/18	DELL	BITS-WI92462 improve transients at load dump. and reduce jittering.	Add depopulate PR516(SD03410018L) and depopulate PC413(SE076103K8L) between pin 9 of PU11 and AGND. Add depopulated PC411(SE075472K8L),4700pF between pin 14 of PU11 and AGND Add depopulated PC412(SE075472K8L),4700pF between pin 15 of PU11 and AGND	0.1
20	51	PWR	9/18	DELL	BITS-WI87245 PWRGD signals are reversed coming from the wrong side of the IC.	Change the node name at pin 13 of PU25 from GFX_CORE_PWRGD to 1.25V_RUN_PWRGD. Change the node name at pin 28 of PU25 from 1.25V_RUN_PWRGD to GFX_CORE_PWRGD . Remove +3.3V_RUN node connected to pin 2 of PR462. Remove +3.3V_ALW node connected to pin 1 of PR483. Remove +3.3V_ALW node connected to pin 1 of PR450. Remove totally PR462 pad, PR483, PR450.	0.1
21	51	PWR	9/20	Elick	change GPU_CORE voltage	change PR446 from 10k to 13.7k(SD03413728L)	0.1
22	44	PWR	9/21	DELL	BITS-WI91682 change PL1 from BK1608HM to BLM18BD102SN1D.	change PL1 from SM010008U0L to SM010007C8L.	0.1
23	48/50	PWR	9/21	DELL	BITS-WI87563 change populate PC380 from 25CE100AX to 25CE100LS change PC381 from 25CE100AX to 25CE100LS change PC382 from 25CE100AX to 25CE100LS	change populate PC380 from SF000000S8L to SF000000T8L. change PC381 from SF000000S8L to SF000000T8L. change PC382 from SF000000S8L to SF000000T8L.	0.1
24	49	PWR	9/29	DELL	match Maxim's response time of ICM input to comparator.	change PR361 from 0 Ohm (SD02800008L) to 8.45K (SD00000068L). change PC254 from 0.01uF 25V (SE068103K8L) to 0.1uF 16V (SE076104K8L).	0.1
25	49	PWR	9/29	DELL	ICM is voltage source and does not need this component.	depopulate PR150.	0.1
26	49	PWR	9/29	DELL	Increase BW from 20kHz to 25kHz while maintaining 80degrees phase margin.	change PR148 from 4.7K (SD03447018L) to 10K (SD03410028L).	0.1
27	49	PWR	9/29	DELL	following DELL rule	depopulate PD54 and PR373	0.1
28	48	PWR	10/27	DELL	Add bead to connect +PWR_SRC to +CPU_PWR_SRC	Add PL47(SM01002078L) to parallel PJP30.	0.2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Title **Changed-List History 2**

Size Document Number **LA-3302P** Rev **0.6**

Date: Monday, February 26, 2007 Sheet 64 of 66

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
29	45, 46, 47, 51	PWR	10/27	DELL	BITS-WI99895 This is to add an optional ultrasonic mode in case the regulators experience an audible noise.	Add PR517 0 ohm 0402(SD02800008L) between pin 29 of PU20 and AGND . Add PR519 0 ohm 0402(SD02800008L) between pin 29 of PU21 and AGND . Add PR520 0 ohm 0402(SD02800008L) between pin 29 of PU25 and AGND . Add PR518 0 ohm 0402(SD02800008L) between pin 26 of PU6 and AGND .	0.2
30	49	PWR	10/27	DELL	BITS: WI102600 Change PR148 from 10K_0402_1% to 2.2K_0402_5%	change PR148 from 10k 0402 1%(SD03410028L) to 2.2k 0402 5%(SD02822018L)	0.3
31	45	PWR	11/20	DELL	BITS-WI105406 Add node name +3.3V_ALW2 for the trace connected to the pin 5 (VREF3) of PU20. Populate PC285 with 0.1uF cap.	Add node name +3.3V_ALW2 between pin5 of PU20 and PC285. Populate PC285.	0.3
32	49	PWR	12/06	DELL	BITS-WI106278 make sure that PC113, PC114 and PC379 are X5R/X7R caps, need to stuff PC379.	change PC379 is populated.	0.3
33	48	PWR	12/06	DELL	BITS-WI108229 Change PC187 from 10nF to 15nF. Change PR258 from 2.21K to 1.69K. Populate PR516 with 1K resistor. Populate C413 with 0.01uF.	change PR187 from 10nF(SE076103K8L) to 15nF(SE076153K8L). change PR258 from 2.21K(SD03422118L) to 1.69K(SD00000JB8L). populate PC413. populate PR516.	0.3
34	51	PWR	01/04	ELICK	EMI CLK issue	Add PL3 to parallel PJP54. add PC414 to connect between GPU_CORE to GND. add PC415 to connect between GPU_CORE to GND.	0.3
35	49	PWR	01/25	ELICK	change to new part number for PSL	change PR138 from SD021100D8L to SD021100D3L(S RES 1W .01 +-1% 2512 FOR M08 PROJECTS) change PR145 from SD021100D8L to SD021100D3L(S RES 1W .01 +-1% 2512 FOR M08 PROJECTS)	0.4
36	44	PWR	01/26	ELICK	change bead to 9A 1812 in DC-IN.	change PL2 from SM010009C8L(TAIYO FBMJ4516HS720NT 1806) to SM01000BI0L(KC FBCA-K5B-302340-L1-T 1812). change PL32 from SM010009C8L(TAIYO FBMJ4516HS720NT 1806) to SM01000BI0L(KC FBCA-K5B-302340-L1-T 1812).	0.4
37	45/47/51	PWR	02/05	DELL	BITS-WI119950 Increase current limits for 3.3V, 1.5V and GPU_CORE regulators.	change PR382 from 226K to 267k (SD02822018L). Change PR408 from 82.5K to 100K(SD03410038L). Change PR451 from 182K to 205K(SD03420538L) .	0.4
38	49	PWR	02/06	DELL	additional 1206 resistor on +VCHGR for Maxim solution.	add an unpopulation PR522 (1.8K 1206 1%(SD00000JN8L))between +VCHGR to PGND.	0.4
39	49	PWR	02/12	DELL	delete 1206 resistor on +VCHGR not to implement for Maxim solution.	delete an unpopulate PR520 (1.8K 1206 1%(SD00000JN8L))between +VCHGR to PGND.	0.4

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Title **Changed-List History 2**

Size Document Number Rev

LA-3302P 0.6

Date: Monday, February 26, 2007 Sheet 65 of 66

