

COMPAL CONFIDENTIAL

MODEL NAME : **VAW30**
PCB NO : **LA-9832P (DA8000XL000)**
BOM P/N : **4319M931L01**
GPIO MAP: X.X

Alpine 14"

Haswell ULT

2013-08-23(Gerber)

REV : 1.0

@ : Nopop Component

1@ : M/B SPI ROM

TAA@ : TAA/B SPI ROM

CONN@ : Connector Component

DIS@ : Discrete Pop Component

UMA@ : UMA Pop Component

EMI@ : EMI Component

ESD@ : ESD Component

RF@ : RF Component

XDP@ : XDP Component

eTP@ : TS eTP Component

NeTP@ : TS non - eTP Component

76_U3@ : USB 3.0 Redriver

1 @ 2 : Short_Pad


Interleaved Memory

MB.PCB	
Part Number	Description
0AXXXXXXXX	PCB 8LD LA-9832P REV1 M/B DIS

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title		Cover Sheet	
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, August 15, 2013	Sheet	1 of 64



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Block Diagram			
Size	Document Number	Rev	
	LA-9832P	0.5	
Date	Thursday, June 13, 2013	Sheet	2 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWINGS AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	SLP A#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M3	LOW	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M3	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M3	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+5V_ALW +3.3V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.35V_MEM	+5V_RUN +3.3V_RUN +0.675V_DDR_VTT +1.05V_RUN +VCC_CORE	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

need to update Power Status and
PM Table


PCIE	USB3.0	SATA	DESTINATION
	USB3.0 1		JUSB1-->MB-->LEFT
	USB3.0 2		USB3.0-->IOB-->Rear Right
PCIE 1	USB3.0 3		PCIE1-->MMI PCIE
PCIE 2	USB3.0 4		USB3.0-->Docking
PCIE 3			LOM
PCIE 4			WLAN (WiGi)
PCIE 5			GPU(DIS)/Express card(UMA)
PCIE 6		SATA 3	WWAN(mSATA)/Express card(PCIE)
		SATA 2	ODD
		SATA 1	HDD
		SATA 0	DOCK

HSW ULT	USB PORT#	DESTINATION
	0	IO (Right)
	1	JUSB1(Left)
	2	USB DB(Rear Left)
	3	DOCK
	4	Dock
	5	WebCAM
	6	Touch Screen
	7	USB HUB

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Index and Config.			
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, June 13, 2013	Sheet	3 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title	Power Rail		
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, June 13, 2013	Sheet	4 of 64


SMBUS Address [0x9a]





KBC



MEC 5075





HDA for Codec

27 PCH_AZ_CODEC_SDOUT << RC23 1 2 PCH_AZ_SDOUT 33 0402 5W-D

27 PCH_AZ_CODEC_SYNC << RC24 1 2 PCH_AZ_SYNC 33 0402 5W-D

27 PCH_AZ_CODEC_RST# << RC25 1 2 PCH_AZ_RST# 33 0402 5W-D

27 PCH_AZ_CODEC_BITCLK << RC26 1 2 PCH_AZ_BITCLK 33 0402 5W-D



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




File MCP(1/12) RTC,SATA,HDA,JTAG

Size Document Number LA-9832P

Date: Monday, June 17, 2013 Sheet 6 of 64

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DDR interleave routing



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

MCP(3/12) DDR3

LA-9832P



0.5

Date: Thursday, June 13, 2013 Sheet 8 of 64
















DeepSleep and Non-DeepSleep config:

Config	DSx	Non-DSx
Pop	RC86, R319, RC267	RC79, RC82, RC265
Depop	RC79, RC82, RC265	RC86, R319, RC267



DSWDDVREN - ON THE DSW VR ENABLE
HIGH = ENABLED (DEFAULT)
LOW = DISABLED



CAD Note:
Avoid stub in the PWRGD path
while placing resistors RC115

DDR3 COMPENSATION SIGNALS



PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Intel check list has updated correctly

DP HUB <-----

HDMI <-----


21	DDI1_LANE_N0	<<<	DDI1_LANE_N0	C54	DDI1_TXN0
21	DDI1_LANE_P0	<<<	DDI1_LANE_P0	C55	DDI1_TXP0
21	DDI1_LANE_N1	<<<	DDI1_LANE_N1	B58	DDI1_TXN1
21	DDI1_LANE_P1	<<<	DDI1_LANE_P1	C58	DDI1_TXP1
21	DDI1_LANE_N2	<<<	DDI1_LANE_N2	B55	DDI1_TXN2
21	DDI1_LANE_P2	<<<	DDI1_LANE_P2	A55	DDI1_TXP2
21	DDI1_LANE_N3	<<<	DDI1_LANE_N3	A57	DDI1_TXN3
21	DDI1_LANE_P3	<<<	DDI1_LANE_P3	B57	DDI1_TXP3
23	TMDS_N2	<<<	TMDS_N2	C51	DDI2_TXN0
23	TMDS_P2	<<<	TMDS_P2	C50	DDI2_TXP0
23	TMDS_N1	<<<	TMDS_N1	C53	DDI2_TXN1
23	TMDS_P1	<<<	TMDS_P1	B54	DDI2_TXP1
23	TMDS_N0	<<<	TMDS_N0	C49	DDI2_TXN2
23	TMDS_P0	<<<	TMDS_P0	B50	DDI2_TXP2
23	TMDS_CLK#	<<<	TMDS_CLK#	A53	DDI2_TXN3
23	TMDS_CLK	<<<	TMDS_CLK	B53	DDI2_TXP3




C45	EDP_CPU_LANE_N0	>>>	EDP_CPU_LANE_N0	20
B46	EDP_CPU_LANE_P0	>>>	EDP_CPU_LANE_P0	20
A47	EDP_CPU_LANE_N1	>>>	EDP_CPU_LANE_N1	20
B47	EDP_CPU_LANE_P1	>>>	EDP_CPU_LANE_P1	20
C47	EDP_TXN2	>>>	EDP_TXN2	20
C46	EDP_TXP2	>>>	EDP_TXP2	20
A45	EDP_CPU_AUX#	>>>	EDP_CPU_AUX#	20
B45	EDP_CPU_AUX	>>>	EDP_CPU_AUX	20
D20	EDP_COMP	>>>	EDP_COMP	20

COMPENSATION PU FOR eDP

follow intel feedback




CAD Note: Trace width=20 mils ,Spacing=25mil,
Max length=100 mils.



reference 0.55 design chane log W23_2




20	EDP_BIA_PWM	<<<	EDP_BIA_PWM	B8	EDP_BK1CTL
20	PANEL_BKLEN	<<<	PANEL_BKLEN	A9	EDP_BKLEN
20,37	ENVDD_PCH	<<<	ENVDD_PCH	C6	EDP_VDDEN
26	ODD_DA#	>>>	ODD_DAI#	U6	PIRQA/GPIO77
12,37,60,62	DGPU_PWROK	>>>	DGPU_PWROK	P4	PIROB/GPIO78
0_0402_5%-D	1	>>>	0_0402_5%-D	1	PIROC/GPIO79
0_0402_5%-D	1	>>>	0_0402_5%-D	1	PIROD/GPIO80
12	TOUCH_RST_N_GYRO_INT1	<<<	TOUCHPAD_INTR#	U7	GPI055
49	DGPU_PWR_EN	<<<	DGPU_PWR_EN	L3	GPI052
60	DGPU_CORE_EN	<<<	DGPU_CORE_EN	R5	GPI054
		<<<	CODEC_IRQ	L4	GPI051



B9	CPU_DPB_CTRLCLK	>>>	CPU_DPB_CTRLCLK	21
C9	CPU_DPB_CTRLDAT	>>>	CPU_DPB_CTRLDAT	21
D9	TMDS_DDC_SCL	>>>	TMDS_DDC_SCL	23
D11	TMDS_DDC_SDA	>>>	TMDS_DDC_SDA	23
C5	CPU_DPB_AUX#	>>>	CPU_DPB_AUX#	21
B6	CPU_DPC_AUX#	>>>	CPU_DPC_AUX#	21
B5	CPU_DPB_AUX	>>>	CPU_DPB_AUX	21
A6	CPU_DPC_AUX	>>>	CPU_DPC_AUX	21
C8	DPB_HPDP	>>>	DPB_HPDP	21
A8	TMDS_HPDP	>>>	TMDS_HPDP	23
D6	EDP_CPU_HPDP	>>>	EDP_CPU_HPDP	20

Intel WW18 Strapping option

Intel WW18 Strapping option



reference PDG 0.9

DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title	MCP(5/12) DDI,EDP,GPIO		
Size	Document Number	Rev	0.5
Date	Thursday, June 13, 2013	Sheet	10 of 64

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

42 PEG_GTX_C_HRX_N[0..3] >> PEG_GTX_C_HRX_N[0..3]
42 PEG_GTX_C_HRX_P[0..3] >> PEG_GTX_C_HRX_P[0..3]
42 PEG_HTX_C_GRX_N[0..3] << PEG_HTX_C_GRX_N[0..3]
42 PEG_HTX_C_GRX_P[0..3] << PEG_HTX_C_GRX_P[0..3]

32 PEG_GTX_C_HRX_N0_M >> PEG_GTX_C_HRX_N0_M R101 1 UMA@ 2 0 0402 5%-D PEG_GTX_C_HRX_N0_R
32 PEG_GTX_C_HRX_P0_M >> PEG_GTX_C_HRX_P0_M R100 1 UMA@ 2 0 0402 5%-D PEG_GTX_C_HRX_P0_R
32 PEG_HTX_C_GRX_N0_M << PEG_HTX_C_GRX_N0_M R102 1 UMA@ 2 0 0402 5%-D PEG_HTX_C_GRX_N0
32 PEG_HTX_C_GRX_P0_M << PEG_HTX_C_GRX_P0_M R104 1 UMA@ 2 0 0402 5%-D PEG_HTX_C_GRX_P0




DELL CONFIDENTIAL/PROPRIETARY










Compal Electronics, Inc.			
Title			
MCP(6/12) PCIE,USB			
Size	Document Number		Rev
	LA-9832P		0.5
Date:	Thursday, June 13, 2013	Sheet	11 of 64

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




CFG STRAPS for CPU



EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKE

CFG0	1:(Default) Normal Operation; No stall 0:Lane Reversed
------	---



PCH/PCH LESS MODE SELECTION

CFG1	1:(Default) Normal Operation 0:Lane Reversed
------	---

SAFE MODE BOOT

CFG10	1: POWER FEATURES ACTIVATED DURING RESET 0: POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED
-------	--

NO SVID PROTOCOL CAPABLE VR CONNECTED

CFG9	1: VRS support SVID protocol are present 0:No VR support SVID is present The chip will not generate(OR Respond to) SVID activity
------	--

ALLOW THE USE OF NOA ON LOCKED UNITS

CFG8	1: Enable(Default): Noa will be disable in locked units and enable in un-locked units 0: Enable Noa will be available pegardless of the locking of the unit
------	--

Display Port Presence Strap


CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port
------	--

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title MCP(8/12) CFG, RSVD			
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, June 13, 2013	Sheet	13 of 64



Package Daisy Chain:

1. B2 - PKG - C1 - PCB - C2 - PKG - B3 - PCB - A3 - PKG - A4
2. A62 - PKG - A61 - PCB - B61 - PKG - B62 - PCB - B63 - PKG - A60
3. AY60 - PKG - AW61 - PCB - AY61 - PKG - AW62 - PCB - AY62 - PKG - AW63
4. AW1 - PKG - AW3 - PCB - AY3 - PKG - AW2 - PCB - AY2 - PKG - AV1




PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title	MCP(9/12) TP,RSVD		
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, June 13, 2013	Sheet	14 of 64
















Table 6-3. Pre-Si I_{cc} max Estimates

Voltage Rail	Voltage (V)	S0 I _{cc} max Current (A) ¹	Sx I _{cc} max Current (A) ²	Deep Sx I _{cc} max (A) ³	G3
VCC1_05 (Internal Suspend VR mode using INTVRMEN)	1.05	1.741	0	0	0
VCC1_05 (External Suspend VR mode using INTVRMEN)	1.05	1.632	0	0	
VCCAPLL	1.05	0.057	0	0	0
VCCSATA3PLL	1.05	0.042	0	0	0
VCCUSB3PLL	1.05	0.041	0	0	0
VCCACLKPLL	1.05	0.031	0	0	0
VCCCLK	1.05	0.200	0	0	0
VCCHSIO	1.05	1.838	0	0	0
VCCTS1_5	1.5	0.003	0	0	0
VCC3_3	3.3	0.041	0	0	0
VCCSDIO	3.3	0.017	0	0	0
VCCASW	1.05	0.658	0	0	0
VCCSPI	3.3	0.018	0	0	0
VCCDHA	3.3	0.011	<1 mA	0	0
VCCSUS3_3 (Internal Suspend VR mode using INTVRMEN)	3.3	0.063	0.024	0	0
VCCSUS3_3 (External Suspend VR mode using INTVRMEN)	3.3	0.062	0.005	0	0
DcpSus1 ⁴	1.05	0.109	0.014	0	0
DcpSus2 ⁴	1.05	0.025	0.001	0	0
DcpSus3 ⁴	1.05	0.010	0.003	0	0
DcpSus4 ⁴	1.05	0.001	0.001	0	0
VCCDSW3_3	3.3	0.114	0.004	0.002	0
VCCRTC	3.3	<1 mA	<1 mA	<1 mA	6 μA See notes 1, 2



DeepSleep and Non-DeepSleep config:

Config	DSx	Non-DSx
Pop	RC86, R319, RC267	RC79, RC82, RC265
Depop	RC79, RC82, RC265	RC86, R319, RC267

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




MCP(11/12) Power

LA-9832P

Rev 0.5

Friday, August 30, 2013

Sheet 16 of 64



CAD Note: RC260 SHOULD BE PLACED CLOSE TO CPU

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
MCP(12/12) VSS			
Size	Document Number	Rev	0.5
Date: Thursday, June 13, 2013		Sheet	17 of 64

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

2-3A to 1 DIMMs/channel







```

8  DDR_A_DQS#[0..7]  << >>
8  DDR_A_D[0..63]    << >>
8  DDR_A_DQS[0..7]   << >>
8  DDR_A_MA[0..15]   >>

```

Note:
Check voltage tolerance of
VREF_DQ at the DIMM socket



REV
0.5


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






Size

Date: Thursday, June 13, 2013

Sheet 18 of 64










The diagram shows a 5V power plane layout. A horizontal supply line at the top is labeled $+0.675V_VDD_VTT$ and is connected to a red circular voltage source. Five vertical power planes, labeled CP54 through CP58, are connected to this supply line. Each vertical plane has a decoupling capacitor connected to a common ground plane at the bottom. The capacitors are labeled CP54, CP55, CP56, CP57, and CP58, with values of 0.1u, 0.0402, 25.06K, 0.1u, 0.0402, 25.06K, 0.1u, 0.0402, 25.06K, 0.1u, 0.0402, 25.06K, and 0.1u, 0.0402, 25.06K, 0.1u, 0.0402, 25.06K, respectively. The ground plane is indicated by a red triangle at the bottom.



Date: Thursday, June 13, 2013 Sheet 19 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.	
IDT VMM2320 DP and VGA SW	
LA-9832P	
Rev	0.5
Date	Monday, June 17, 2013
Sheet	21 of 64


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

CRT SW for MB/DOCK

SEL1/SEL2	Chanel	Source
0	A=B1	MB
1	A=B2	APR/SPR



Touch Screen Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc. CRT switch/Conn and TS	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.5
				Date: Thursday, June 13, 2013	Sheet 22 of 64

D

C

B




A

D

C

B

A




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
Title			
HDMI Conn			
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, June 13, 2013	Sheet	23 of 64

AUX/DDC SW for DPB to E-DOCK






AUX/DDC SW for DPC to E-DOCK



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
Title		DP SW DP125	
Size	Document Number	Rev	
		0.5	
Date:	Thursday, June 13, 2013	Sheet	24 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



	DEE CONFIDENTIAL/NOT REPLY		
	Compal Electronics, Inc.		
	Title		
	HDD CONN		
Size	Document Number		Rev 0.5
LA-9832P			
Date:	Thursday, June 13, 2013	Sheet 25 of 64	

ODD power




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		ODD module	
Size	Document Number	Rev	
	LA-9832P	0.5	
Date:	Thursday, June 13, 2013	Sheet	26 of 64

PROPRIETARY NOTE:
THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION,
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Internal Speakers Header



ATMEL TPM



Finger print module




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.




Title			
TPM/FP			
Size	Document Number		Rev
	LA-9832P		0.5
Date:	Thursday, June 13, 2013	Sheet 29 of 64	







FMC: Mini WWAN/LTE H=8




uSIM Card Push-Push



HMC: Mini WLAN/WiFi/BT H=4



LED control circuit



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Mini Card/SIM Card


LA-9832P

Date: Thursday, June 13, 2013 Sheet 31 of 64




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

EXP/FMC PCIe clock/REQ Switch

COIN RTC Battery



B \ S	EXPRESS_DET#
EXPCLK_REQ#	0
FMCLK_REQ#	1




DELL CONFIDENTIAL/PROPRIETARY


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

		Compal Electronics, Inc.	
		RTC Batt/PCIE SATA SW	
Size	Document Number	LA-9832P	
Date	Thursday, June 13, 2013	Sheet	32 of 64




USB 3.0 Re-driver for IOB



Pericom (Main) SA00006WV00	Parade (2nd) SA000050R20
POP:R2638, R2639	POP:R2628
POP:R2644 (SD00000U200)	POP:R2644 (SD034453180)
A channel EQ 3db DE -3.5db B channel EQ 3db DE -3.5db	A channel EQ 9.5db DE 3.5db B channel EQ 13db DE 3.5db



Co-Layout with PS8713B USB3.0 re-driver



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.			
USB on MB/Redriver			
LA-9832P	Rev 0.5		
Friday, August 30, 2013	Sheet 34	of 64	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Rev
0.5

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

USB BOARD Conn.

JP1.1 Callout:

5V_ALW
1
2
C-ZP10T 2000 1T10
86112
Place close to JP1.1


Pin Connections:

Main Board Pin	USB Board Pin	Signal
37	1	USB_DB_PWR_EN#
11, 12	2	USB_OC2#
11	3	USB2P-
11	4	USB2P+
37	5	WIRELESS_ON#_OFF
37, 41	6	LID_CL#
37	7	USB_DB_DET#
2	8	3.3V_ALW_O
21	9	GND
22	10	GND

Additional Components:

- Resistor: 10K_0402 5%-D
- Resistor: R490

Part Number: P/N: SP01001KD00
ACES_51522-02001-P02



ACES_51522-00601-001

8 7 6 5 4 3 2 1

G2
G1

38 VOL_UP#
38 VOL_DOWN#
38 VOL_MUTE#
37 MED_DET#

+3.3V_ALW

R477 10K_0402_5%-D

JMED1

CONN@

P/N: SP01000F200

IOB Conn.

IOB Pin	IOB Signal	External Signal	Area
1	+5V_RUN	+5V_RUN	Digital Area
2	+3.3V_LAN	+3.3V_LAN	Digital Area
3	LAN_ACTLED_YEL#	LAN_ACTLED_YEL# 28	Digital Area
4	LED_100_ORG#	LED_100_ORG# 28	Digital Area
5	LED_10_GRN#	LED_10_GRN# 28	Digital Area
6	SW_LAN_TX0-	SW_LAN_TX0- 28	Digital Area
7	SW_LAN_TX0+	SW_LAN_TX0+ 28	Digital Area
8	SW_LAN_TX1-	SW_LAN_TX1- 28	Digital Area
9	SW_LAN_TX1+	SW_LAN_TX1+ 28	Digital Area
10	SW_LAN_TX2-	SW_LAN_TX2- 28	Digital Area
11	SW_LAN_TX2+	SW_LAN_TX2+ 28	Digital Area
12	SW_LAN_TX3-	SW_LAN_TX3- 28	Digital Area
13	SW_LAN_TX3+	SW_LAN_TX3+ 28	Digital Area
14	SW_LAN_TX0-	SW_LAN_TX0- 28	Digital Area
15	SW_LAN_TX0+	SW_LAN_TX0+ 28	Digital Area
16	SW_LAN_TX1-	SW_LAN_TX1- 28	Digital Area
17	SW_LAN_TX1+	SW_LAN_TX1+ 28	Digital Area
18	SW_LAN_TX2-	SW_LAN_TX2- 28	Digital Area
19	SW_LAN_TX2+	SW_LAN_TX2+ 28	Digital Area
20	SW_LAN_TX3-	SW_LAN_TX3- 28	Digital Area
21	SW_LAN_TX3+	SW_LAN_TX3+ 28	Digital Area
22	RED_CRT	RED_CRT	Digital Area
23	GREEN_CRT	GREEN_CRT	Digital Area
24	BLUE_CRT	BLUE_CRT	Digital Area
25	HSYNC_BUF	HSYNC_BUF	Digital Area
26	VSNC_BUF	VSNC_BUF	Digital Area
27	DAT_DDC2_CRT	DAT_DDC2_CRT	Digital Area
28	CLK_DDC2_CRT	CLK_DDC2_CRT	Digital Area
29	USB3RN1_R	USB3RN1_R	Digital Area
30	USB3RP1_R	USB3RP1_R	Digital Area
31	USB3TN1_RP	USB3TN1_RP	Digital Area
32	USB3TP1_RP	USB3TP1_RP	Digital Area
33	USBPO+	USBPO+	Digital Area
34	USBPO-	USBPO-	Digital Area
35	IOR_DB_DET#	IOR_DB_DET#	Digital Area
36	AUD_HP_NB_SENSE	AUD_HP_NB_SENSE	Digital Area
37	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
38	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
39	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
40	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
41	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
42	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
43	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
44	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
45	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
46	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
47	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
48	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
49	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
50	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
51	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
52	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
53	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
54	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
55	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
56	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
57	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
58	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area
59	AUD_HP_OUT_L	AUD_HP_OUT_L 27	Analog Area
60	AUD_HP_OUT_R	AUD_HP_OUT_R 27	Analog Area

IOB Conn. Details:

- Digital Area:** Pins 1-31. Includes connections for LAN_ACTLED_YEL#, LED_100_ORG#, LED_10_GRN#, SW_LAN_TX0-, SW_LAN_TX0+, SW_LAN_TX1-, SW_LAN_TX1+, SW_LAN_TX2-, SW_LAN_TX2+, SW_LAN_TX3-, SW_LAN_TX3+, RED_CRT, GREEN_CRT, BLUE_CRT, HSYNC_BUF, VSNC_BUF, DAT_DDC2_CRT, CLK_DDC2_CRT, USB3RN1_R, USB3RP1_R, USB3TN1_RP, USB3TP1_RP, USBPO+, USBPO-, IOR_DB_DET#, and AUD_HP_NB_SENSE.
- Moat 30 mil:** Pins 32-41. Includes connections for SLEEVE and RING2 (48mils trace width).
- Analog Area:** Pins 42-60. Includes connections for AUD_HP_OUT_L and AUD_HP_OUT_R.

IOB Conn. Notes:

- Pin 1: +5V_RUN
- Pin 2: +3.3V_LAN
- Pin 3: LAN_ACTLED_YEL# 28
- Pin 4: LED_100_ORG# 28
- Pin 5: LED_10_GRN# 28
- Pin 6: SW_LAN_TX0- 28
- Pin 7: SW_LAN_TX0+ 28
- Pin 8: SW_LAN_TX1- 28
- Pin 9: SW_LAN_TX1+ 28
- Pin 10: SW_LAN_TX2- 28
- Pin 11: SW_LAN_TX2+ 28
- Pin 12: SW_LAN_TX3- 28
- Pin 13: SW_LAN_TX3+ 28
- Pin 14: SW_LAN_TX0- 28
- Pin 15: SW_LAN_TX0+ 28
- Pin 16: SW_LAN_TX1- 28
- Pin 17: SW_LAN_TX1+ 28
- Pin 18: SW_LAN_TX2- 28
- Pin 19: SW_LAN_TX2+ 28
- Pin 20: SW_LAN_TX3- 28
- Pin 21: SW_LAN_TX3+ 28
- Pin 22: RED_CRT
- Pin 23: GREEN_CRT
- Pin 24: BLUE_CRT
- Pin 25: HSYNC_BUF
- Pin 26: VSNC_BUF
- Pin 27: DAT_DDC2_CRT
- Pin 28: CLK_DDC2_CRT
- Pin 29: USB3RN1_R
- Pin 30: USB3RP1_R
- Pin 31: USB3TN1_RP
- Pin 32: USB3TP1_RP
- Pin 33: USBPO+
- Pin 34: USBPO-
- Pin 35: IOR_DB_DET#
- Pin 36: AUD_HP_NB_SENSE
- Pin 37: AUD_HP_OUT_L 27
- Pin 38: AUD_HP_OUT_R 27
- Pin 39: AUD_HP_OUT_L 27
- Pin 40: AUD_HP_OUT_R 27
- Pin 41: AUD_HP_OUT_L 27
- Pin 42: AUD_HP_OUT_R 27
- Pin 43: AUD_HP_OUT_L 27
- Pin 44: AUD_HP_OUT_R 27
- Pin 45: AUD_HP_OUT_L 27
- Pin 46: AUD_HP_OUT_R 27
- Pin 47: AUD_HP_OUT_L 2


[illegible]

Diagram illustrating the JPWR1.1 connector pin connections:

- Pin 1: +5V_ALW
- Pin 2: +3.3V_RUN
- Pin 3: BREATH_LED#_Q
- Pin 4: BREATH_LED#_Q
- Pin 5: DMIC1
- Pin 6: DMIC1
- Pin 7: DMIC1
- Pin 8: DMIC1
- Pin 9: DMIC1
- Pin 10: DMIC1
- Pin 11: DMIC1
- Pin 12: DMIC1

Additional components and labels:

- 10k pull-up resistor on Pin 1.
- 0.1uF capacitor on Pin 12.
- Component label: ACES_51522-01001-001.
- Labels: CONN@JPWR1.1, 10k_0402_5%-D, 0.1u_0402_16V4Z-D.

3.3V_ALW

10K 0402 5%-D

R478

37 LED_DET#

HDD_LED#

BATT_WHITE_LED#

BATT_YELLOW_LED#

BREATH_WHITE_LED#

WLAN_LED

+5V_ALW

CONN@

JLED1

1

2

3

4

5

6

7

8

9

10

11

12

13

14

GND

GND

ACES_51522-01201-001

+5V_ALW

0.1u 0402 16V4Z-D

C1187







Place close to JLED1.1

Title			
I/O Conn			
Size	Document Number		Rev
	LA-9832P		0.5
Date:	Thursday, August 22, 2013	Sheet 36 of 64	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Date: Thursday, June 13, 2013 Sheet 37 of 64



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


Title		KB/TP/RSMRST	
Size	Document Number	Rev	
	LA-9832P	0.5	
Date	Thursday, June 13, 2013	Sheet	39 of 64

+1.05V_MODPHY source




DC/DC Interface


+3.3V_ALW_PCH/+1.05V_RUN source



+3.3V_SUS/+3.3V_M source



+3.3V_RUN/+5V_RUN source



DELL CONFIDENTIAL/PROPRIETARY






Compal Electronics, Inc.

POWER CONTROL


LA-9832P

Date: Thursday, June 13, 2013 Sheet 40 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Lid has been moved to DB.



Fiducial Mark






FD1
FIDUCIAL MARK-D

FD2
FIDUCIAL MARK-D

FD3
FIDUCIAL MARK-D

FD4
FIDUCIAL MARK-D

LED Circuit Control Table		
	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


PAD & ME & LED

Document Number: **LA-9832P**


Date: Wednesday, August 14, 2013 Sheet 41 of 64




IFPA/B




IFPC




IFPD




IFPE/F




DAC_A






X' TAL




GPIO



For Boundary
Scan using.




STRAP



Security Classification		Compal Secret Data		Compal Electronics, Inc. NV(4/5)-GPIO BIOS STRAP	
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	0.5
				LA-9832P	
Date:	Wednesday, August 14, 2013	Sheet	45	of	64


```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```

```
VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E
```




Security Classification	Compal Secret Data			Compal Electronics, Inc. VRAM DDR3 A Lower		
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT TO ANY OTHER DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9832P	Rev 0.5
				Date:	Thursday, June 13, 2013	Sheet 47 of 64





Memory Partition A - Upper 32 bits [64..32]

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E

VRAM P/N changes to Micron 900Mhz
MT41K256M16HA-107G:E





46 FBA_D[32..63] <<>
46 DQMA[7..4] <<>
46 QSA[7..4] <<>
46,47 FBA_CMD[0..31] <<>




A15 is not required for any x16 device, even up to 4Gb density.
A15 is only needed if we support x8 configurations, and only at 4Gb.


GPU Power Discharge Path




+3.3VRUN to +3.3V_RUN_GFX




GPU Power Up Power Rail Sequence




GPU Power Up Sub-system Sequence



GPU Power Down Sequence



GPU Power Down Sub-system Sequence



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/07/15	Deciphered Date	2012/07/15	Title	VGA DC/DC Interface	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FIRST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No	Document Number	Rev 0.5
				Date:	Thursday, August 15, 2013	Sheet 49 of 64

BLANK PAGE

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

			Compal Electronics, Inc.		
Title			BLANK PAGE		
Size	Document Number		Rev		
	LA-9832P		0.5		
Date:	Thursday, June 13, 2013		Sheet	50	of 64

EMI (47.1)

Primary Battery Connector

37.1

EMI (47.1)
Dell feature: ESD&EMI

Dell feature: Support dock

Others (37.1)
PWR support

Dell feature: ESD&EMI

PSID circuit (39.1)
Dell feature: PSID

47.2 for ESD

DC_IN+ Source

Dell feature
peak power

EMI (47.1)

37.1

Charger (40.2)

EMI (47.1)

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

+DCIN


Document Number
LA-XXXX

Date: Wednesday, August 14, 2013 Sheet 51 of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Rev
0.1



1.35Volt +/- 5%
TDC: 7.2 A
Peak Current: 10.3 A
OCP current: 12.24 A
Rds(on):14.5m ohm typ
Fsw

0.675Volt +/- 5%
TDC 0.525A
Peak Current 0.75A
OCP Current 0.8925A



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title **RWR +1.35V MEN/+0.675V DDR**

Size	Document Number
------	-----------------


LA-XXXX

Rev	0.3
-----	-----

Date: Wednesday, August 14, 2013

Sheet 53 of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.			
Title			
PWR +1.05V TTP			
Size	Document Number		Rev
	LA-XXXX		0.1
Date:	Wednesday, August 14, 2013		Sheet 54 of 64

1.5Volt
Frequency 1MHz
TDC 0.65A
Peak Current 0.93A
OCP current 3.5A (Fix)



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	<Issued_Date>	Deciphered Date	<Deciphered_Date>	Title	PWR_1.5V_RUN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date:	Wednesday, August 14, 2013	Sheet 55 of 64





DELL CONFIDENTIAL/PROPRIETARY




Compal Electronics, Inc.


Title		
PWR_PROCESSOR DECOUPLING		
Size	Document Number	Rev
	LA-XXXX	0.1
Date:	Wednesday, August 14, 2013	Sheet 57 of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Charger controller (40.1)
Support Component (40.2)



Adapter protection (39.7)
Dell feature: AC protect



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PWR_Charger


LA-XXXX

Size: Document Number: Rev: 0.1


Date: Wednesday, August 14, 2013 Sheet: 58 of 64

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Charger (40.2)




Battery select (39.3)
Dell feature: Battery selector




E-dock power(41.2)
Dell feature: Support dock



Edock controller(41.1), support component(41.2)
Dell feature: Support dock




Charger (37.1)
Dell feature: Peak power




Purpose: Turn on the PQ817 for primary or module bay battery to provide power to dock side without AC exist.

Purpose: Turn on the PQ817 for Slice battery discharge without AC exist

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL, TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




Compal Electronics, Inc.

PWR_GPU_DECOUPLING

LA-8821P

Wednesday, August 14, 2013

Title		Rev	
Document Number		0.1	
Date	Sheet	of	64



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title		PWR_+1.5VDDR	
Size	Document Number	LA-9391P	
Date	Wednesday, August 14, 2013	Sheet	62 of 64
		Rev	0.1

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	58	Adapter Protection Circuit	2013/1/30	Power	PC432 220pF is not popular part	Change to 0402 size	X00
2	59	P59-PWR_Selector	2013/2/4	Power	Battery voltage leakage to docking if only battery	Add: PD513, PQ526, PR565, PR540, PQ527, PU506, PC515	X00
3	56	Vcore fine tune	2013/2/7	Power	Vcore fine tune	Modify: PR306, PR301, PR333, PR328, PR325, PR322, PL300	X00
4	57	Vcorecapacitor reduce	2013/2/7	Power	Vcore output capacitor reduce	NC: PC371 ,PC386, PC370 ,PC382,PC383	X00
5	58	Charger	2013/2/18	Power	Reserve H_PROCHOT# delay time fine tune by soft ware	Add "MODULE_BATT_PRES#" and PR454(Cancel 3/19)	X00
6	59	P59-PWR_Selector	2013/2/26	Power	Adjust divider resistor for MOSFET	Change from 240K to 100K: PR503, PR528, PR544, PR565	X00
7	59	P59-PWR_Selector	2013/2/26	Power	Adjust divider resistor for MOSFET	Change from 47K to 240K: PR501, PR524, PR535, PR540	X00
8	59	P59-PWR_Selector	2013/2/26	Power	SUT will unexpected shut down if un-docking during S0/S3	Add: PQ528, PR566	X00
9	51	"PBAT_PRES#" ESD fail	2013/3/4	Power	ESD PD1 fail, even connect 3.3V to VBUS pin	Change PD1 to PD1, PD2(TVNST52302AB0)	X00
10	59	P59-PWR_Selector	2013/3/6	Power	SB903380020 FDN338P derating fail	PQ500, PQ517,PQ520,PQ522,PQ526 change to SB000007900, PQ1change to SB000009100	X00
11	51	PC5 down size	2013/3/12	Power	PC5 down size	Change PC5 from 0805 to 0603 size	X00
12	51,59	AC_DIS# net change	2013/3/12	Power	AC_DIS# should high enable, not low enable	AC_DIS# change to AC_DIS	X00
13		EMC open issue	2013/3/18	Power	Add parts for EMI	PR606,PC615, PR632, PC628, PR706, PC705, PR324, PC307	X00
14	60, 62	PU600, PU601 VCC	2013/3/19	Power	DIS S3 power consumption voer 200mW	Add PR630 PR711, PR710 for reserve +5V_RUN	X00
15	61	Change DGPU output cap	2013/3/19	Power	For thermal issue change DGPU power output cap.-14"	Change PC683,PC684	X00
16	62	GPU DDR change to 1.35V	2013/3/19	Power	Change VDDR output voltage from 1.5V to 1.35V	Change PR707 from 11.5K to 9.1K	X00
17	54	+1.05V dynamic load test	2013/3/19	Power	+1.05V dynamic load over spec	Change PL150 from 1uH to 0.68uH	X00
18	58	Change output chock	2013/3/20	Power	Same as 14" for height limit	Charger output choke change to 2.2uH	X00
19	60	0 ohm resistor	2013/3/21	Power	0 ohm 1% vender is not correct in ISPD	Change PR621 0ohm from 1% to 5%	X00
20	54	1.05V dynamic over spec	2013/3/21	Power	1.05V dynamic over spec	Change PL150 from 1uH to 0.68uH	X00
21	59	Modify for Peak power	2013/3/21	Power	Modify schematic	PQ529, PQ518, PR527 and PR567	X00
22	NA	Reserve	Reserve	Power	Reserve	Reserve	X01
23	60	DGPU core output ripple	2013/5/10	Power	Output ripple with a low frequence ripple	+PWR_SRC do not include feedback via	X01
24	60	DGPU core output ripple	2013/5/10	Power	Output ripple with a low frequence ripple	+PWR_SRC do not include feedback via	X01
25	59	14" 組裝問題	2013/5/10	Power	PD512 太靠邊板	Move location	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL, INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

Title			EE PIR(1)
Size	Document Number		LA-XXXX
Date	Wednesday, August 14, 2013	Sheet	64 of 64
		Rev	1.0

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.			
Title			
EE PIR(1)			
Size	Document Number		Rev
	LA-XXXX		1.0
Date:	Wednesday, August 14, 2013	Sheet	64 of 64

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

Tid

EE PIR(1)

Size

Document Number

LA-9832PRev
0.5

Date: Friday, August 30, 2013

Sheet 65 of 64