

COMPAL CONFIDENTIAL

MODEL NAME : PAL61
PCB NO : LA-6561P (DA80000JO10)
DAZ NO : DAZ0FI00100
BOM P/N : 43193131L01,46193131L03.

GPIO MAP: E3 Master GPIO Map10102010.xlsx

E3 MACALLAN 15.6" SG
rPGA Sandy Bridge +
FCBGA PCH Cougar Point-M

2011-01-12

REV : 1.0(A00)

@ : Nopop Component

CONN@ : Connector Component

MB Type	BOM P/N	
TPM EN/ TCM DIS	43193131L01 (R1)	1@ 3@
TPM DIS/ TCM EN	43193131L02 (R1)	2@ 4@
TPM DIS/ TCM DIS	43193131L03 (R1)	2@ 3@


MB PCB	
Part Number	Description
DA800001700	PCB 0FI LA-6561P REV0 M/B DSC

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title	SCHEMATICS,MB A6561		
Size	Document Number	Rev	
	401931	B	
Date:	Thursday, January 13, 2011	Sheet	1 of 77

Block Diagram Compal confidential Model: PAL61



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY				
Compal Electronics, Inc.				
Title	SCHEMATICS,MB A6561			
Size	Document Number	401931		Rev B
Date:	Thursday, January 13, 2011	Sheet	2	of 77

POWER STATES

Signal State	SLP S3#	SLP S4#	SLP S5#	S4 STATE#	SLP M#	ALWAYS PLANE	M PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON	ON
S3 (Suspend to RAM) / M1	LOW	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M1	LOW	LOW	HIGH	LOW	HIGH	ON	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M1	LOW	LOW	LOW	LOW	HIGH	ON	ON	OFF	OFF	OFF
S3 (Suspend to RAM) / M-OFF	LOW	HIGH	HIGH	HIGH	LOW	ON	OFF	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	LOW	HIGH	LOW	LOW	ON	OFF	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF	OFF

PM TABLE

power plane State	+15V_ALW +5V_ALW +3.3V_ALW_PCH +3.3V_RTC_LDO	+3.3V_SUS +1.5V_MEM	+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.75V_DDR_VTT +VCC_CORE +1.05V_RUN_VTT +1.05V_RUN	+3.3V_M +1.05V_M	+3.3V_M +1.05V_M (M-OFF)
S0	ON	ON	ON	ON	ON
S3	ON	ON	OFF	ON	OFF
S5 S4/AC	ON	OFF	OFF	ON	OFF
S5 S4/AC don't exist	OFF	OFF	OFF	OFF	OFF

			Enginner proposal (Unit : mil)			
Layer No.	Name	Dielectric Constant	Material		Thickness (Material SPEC.) Unit : mil	Thickness (Actuality) Unit : mil
			SolderMask		0.6	0.50
			Add Plating		1.3	1.40
1	Top		Copper foil		0.5oz	0.70
			Prepreg	1080LRC	2.80	2.67
2	GND		Copper foil		0.5oz	0.70
			Core	3mil H/1	3.00	3.00
3	Sig1		Copper foil		1.0oz	1.30
			Prepreg	7628HRC*2	17.06	15.10
4	Sig2		Copper foil		1.0oz	1.30
			Core	3mil 1/1	3.00	3.00
5	VCC		Copper foil		1.0oz	1.30
			Prepreg	7628HRC*2	17.06	15.76
6	Sig 3		Copper foil		1.0oz	1.30
			Core	3mil H/1	3.00	3.00
7	GND		Copper foil		0.5oz	0.70
			Prepreg	1080LRC	2.80	2.67
8	Bottom		Copper foil		0.5oz	0.70
			Add Plating		1.3	1.40
			SolderMask		0.6	0.50
Overall Thickness (1.45 mm ± 10%)					57.00	1.4478

SATA	DESTINATION
SATA 0	HDD
SATA 1	ODD/ E3 Module Bay
SATA 2	NA
SATA 3	NA
SATA 4	ESATA
SATA 5	Dock

DSC DP/HDMI Port	Connetion
Port C	Dock DP port 2
Port D	Dock DP port 1
Port E	MB HDMI Conn

PCH	USB PORT#	DESTINATION
	0	JUSB1 (Ext Right Side)
	1	JESA1 (Ext Right Side)
	2	IO Board- JUSB1 (Ext Left Side)
	3	IO Board- JUSB2 (Ext Left Side)
	4	WLAN
	5	WWAN
	6	JMINI3(Pink Panther)
	7	USH->BIO
	8	DOCKING
	9	DOCKING
	10	Express card
	11	Bluetooth
	12	Camera
	13	LCD Touch


USH	0	BIO
	1	NA


PCI EXPRESS	DESTINATION
Lane 1	MINI CARD-1 WWAN
Lane 2	MINI CARD-2 WLAN
Lane 3	Express card
Lane 4	E3 Module Bay (USB3)
Lane 5	MINI CARD-3 (Pink Panther)
Lane 6	MMI
Lane 7	10/100/1G LOM
Lane 8	None



DELL CONFIDENTIAL/PROPRIETARY





Compal Electronics, Inc.			
Title	SCHEMATICS,MB A6561		
Size	Document Number	401931	Rev B
Date:	Thursday, January 13, 2011	Sheet 3	of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








[illegible]

	Compal Electronics, Inc.		
	Title		
	SCHEMATICS,MB A6561		
	Size	Document Number	Rev
		401931	B
Date:	Thursday, January 13, 2011	Sheet	7 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

SCHEMATICS,MB A6561


401931

Date: Thursday, January 13, 2011 Sheet 8 of 77


CFG Straps for Processor




PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1:(Default) Normal Operation; Lane # definition matches socket pin map definition 0:Lane Reversed



Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port 0 : Enabled; An external Display Port device is connected to the Embedded Display Port



PCIE Port Bifurcation Straps	
CFG[6:5]	11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

POWER

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

JCPU1F

+VCC_CORE
53A
AG35
AG34
AG33
AG32
AG31
AG30
AG29
AG28
AG27
AG26
AE35
AE34
AE33
AE32
AE31
AE30
AE29
AE28
AE27
AE26
AD35
AD34
AD33
AD32
AD31
AD30
AD29
AD28
AD27
AD26
AC35
AC34
AC33
AC32
AC31
AC30
AC29
AC28
AC27
AC26
AA35
AA34
AA33
AA32
AA31
AA30
AA29
AA28
AA27
AA26
Y35
Y34
Y33
Y32
Y31
Y30
Y29
Y28
Y27
Y26
Y25
V35
V34
V33
V32
V31
V30
V29
V28
V27
V26
U35
U34
U33
U32
U31
U30
U29
U28
U27
U26
R35
R34
R33
R32
R31
R30
R29
R28
R27
R26
P35
P34
P33
P32
P31
P30
P29
P28
P27
P26
VCC1
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
VCC96
VCC97
VCC98
VCC99
VCC100

8.5A

22uF X 12.

+1.05V_RUN_VTT

Note: Place the PU resistors close to CPU
RC61 close to CPU 300 - 1500mils

H CPU SVIDALRT# RC61 43_0402_5%-D <<VIDALERT_N <59>

+1.05V_RUN_VTT

RC63 130_0402_1%-D

CAD Note: Place the PU resistors close to CPU
RC63 close to CPU 300 - 1500mils

VIDALERT# A129 H CPU SVIDALRT# VIDALERT# A130 VIDSCLK VIDALERT# A128 VIDSOUT <<VIDSOUT <59>

Place RC66,RC70 near CPU

+VCC_CORE

RC66 100_0402_1%-D

RC70 100_0402_1%-D

Iccmax current changed for PDDG Rev0.7

CPU Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
VCC	0.65-1.3	53
VCCIO	1.05	8.5
VAXG	0.0-1.1	26
VCCPLL	1.8	3
VDDQ	1.5	5
VCCSA	0.65-0.9	6
+1.5V_MEM	1.5	12-16 *
* Description		
5A to Mem controller(+1.5V_CPU_VDDQ)		
5-6A to 2 DIMMs/channel		
2-5A to +1.5V_RUN & +0.75V_DDR_VTT		

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.


Title		
SCHEMATICS,MB A6561		
Size	Document Number	Rev B
	401931	
Date:	Thursday, January 13, 2011	Sheet 10 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Sandy Bridge_rPGA_Rev1p0

CONN@






 DDR_B_DQS#[0..7] <<>>
 DDR_B_D[0..63] <<>>
 DDR_B_DQS[0..7] <<>>
 DDR_B_MA[0..15] <<>>

All VREF traces should have 10 mil trace width







Populate RD4 for Intel DDR3 VREFDQ multiple methods M1

Note:
Check voltage tolerance of VREF_DQ at the DIMM socket

Layout Note:
Place near JDIMM2



Layout Note:
Place near JDIMM2.203,204



JDIMM2 H=9.2


























DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.		
Title	SCHEMATICS,MB A6561	
Size	Document Number	Rev B
Date	Thursday, January 13, 2011	Sheet 13 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

CMOS CLR1	CMOS setting
Shunt	Clear CMOS
Open	Keep CMOS

ME CLR1	TPM setting
Shunt	Clear ME RTC Registers
Open	Keep ME RTC Registers





```
PCIE REQ power rail:
suspend: 0 3 4 5 6 7
core: 1 2
```

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561


Doc	Document Number	401931
-----	-----------------	--------

Date: Thursday, January 13, 2011 Sheet 15 of 77





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.








Note: PCH has internal pull up 20k ohm on E3_PAID_TS_DET# (GPIO27)

SLP_ME_CSW_DEV#	PLL ON DIE VR ENABLE
ENABLED - HIGH DEFAULT	
DISABLED - LOW	



Layout note:
Trace wide 10mil & length 30mil
All NCTF pins should have thick traces at 45° from the pad.





VSS_NCTF_1	A4
VSS_NCTF_2	A44
VSS_NCTF_3	A45
VSS_NCTF_4	A46
VSS_NCTF_5	A5
VSS_NCTF_6	A6
VSS_NCTF_7	B3
VSS_NCTF_8	B47
VSS_NCTF_9	BD1
VSS_NCTF_10	BD49
VSS_NCTF_11	BE1
VSS_NCTF_12	BE49
VSS_NCTF_13	BF1
VSS_NCTF_14	BE49

CougarPoint_Rev_1p0

GPIO




CPU/MISC

NCTF



VSS_NCTF_15	BG2	VSS_NCTF_15
VSS_NCTF_16	BG48	VSS_NCTF_16
VSS_NCTF_17	BH3	VSS_NCTF_17
VSS_NCTF_18	BH47	VSS_NCTF_18
VSS_NCTF_19	B14	VSS_NCTF_19
VSS_NCTF_20	B144	VSS_NCTF_20
VSS_NCTF_21	B145	VSS_NCTF_21
VSS_NCTF_22	B146	VSS_NCTF_22
VSS_NCTF_23	B15	VSS_NCTF_23
VSS_NCTF_24	B16	VSS_NCTF_24
VSS_NCTF_25	C2	VSS_NCTF_25
VSS_NCTF_26	C48	VSS_NCTF_26
VSS_NCTF_27	D1	VSS_NCTF_27
VSS_NCTF_28	D49	VSS_NCTF_28
VSS_NCTF_29	F1	VSS_NCTF_29
VSS_NCTF_30	E49	VSS_NCTF_30
VSS_NCTF_31	F1	VSS_NCTF_31
VSS_NCTF_32	E49	VSS_NCTF_32


Layout note:
Trace wide 10mil & length 30mil
All NCTF pins should have thick traces at 45° from the pad.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	SCHEMATICS,MB A6561	Rev	B
Size	Document Number	401931	
Date	Thursday, January 13, 2011	Sheet	18 of 77



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC3	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.020
VccDSW3_3	3.3	0.003
VccpDFTerm	1.8	0.19
VccRTC	3.3	2 (mA)
VccSus3_3	3.3	0.119
VccSusHDA	3.3	0.01
VccVRM	1.8 / 1.5	0.16
VccClkDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06
VccAPLLEXP	1.05	0.05

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

Title			SCHEMATICS,MB A6561
Size	Document Number	401931	Rev B
Date:	Thursday, January 13, 2011	Sheet 19	of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Note: C225 - STUFFED ONLY FOR CPT INTERPOSER;
UNSTUFF FOR CPT



www.qdzbw.com



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.			
SCHEMATICS, MB A6561			
Size	Document Number	Rev B	
401931			
Date:	Thursday, January 13, 2011	Sheet	20 of 77




DELL CONFIDENTIAL/PROPRIETARY















Compal Electronics, Inc.

Title			SCHEMATICS,MB A6561		
Size	Document Number		401931		Rev B
Date:	Thursday, January 13, 2011		Sheet	21	of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DP3/DN3 for SODIMM on Q14, place Q14 close to SODIMM and C272 close to Q14
DP5/DN5 for Skin on Q13, place Q13 close to JMINI1 for WWAN and C277 close Q13.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Thursday, January 13, 2011 Sheet 22 of 77



DELL CONFIDENTIAL/PROPRIETARY



Compal Electronics, Inc.

Title	SCHEMATICS,MB A6561
-------	----------------------------




401931

Date: Thursday, January 13, 2011

Sheet 24 of 77



EQUALIZATION SETTING:
 [PC2,PC1,PC0]=000, 12dB
 [PC2,PC1,PC0]=001, 16dB
 [PC2,PC1,PC0]=010, 10dB
 [PC2,PC1,PC0]=011, 7dB
 [PC2,PC1,PC0]=100, 1.5dB
 [PC2,PC1,PC0]=101, 4dB (Default)
 [PC2,PC1,PC0]=110, 9dB
 [PC2,PC1,PC0]=111, 7dB







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS, MB A6561

Size Document Number 401931
 Date Thursday, January 13, 2011 Sheet 26 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.





Title			
SCHEMATICS,MB A6561			
Size	Document Number		Rev
	401931		B
Date:	Thursday, January 13, 2011	Sheet 27 of 77	


Free Fall Sensor



For HDD Temp.



HDD PWR







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title			
SCHEMATICS,MB A6561			
Size	Document Number		Rev
	401931		B
Date:	Thursday, January 13, 2011	Sheet 28 of 77	

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

For ODD







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



Title			
SCHEMATICS,MB A6561			
Size	Document Number		Rev
	401931		B
Date:	Thursday, January 13, 2011	Sheet	29 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DVDD_IO should match
with HDA Bus level




supply and speaker traces routed on the DGND plane.
from AGND and other analog signals



Size	Document Number	Rev
	401931	B
Date:	Thursday, January 13, 2011	Sheet 30 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.







DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title
SCHEMATICS,MB A6561

Size	Document Number 401931	Rev B
Date: Thursday, January 13, 2011	Sheet 31 of 77	





PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.



SCHEMATICS, MB A6561

Title	Document Number	Rev
	401931	B
Date: Thursday, January 13, 2011	Sheet 33 of 77	






China TCM: NationZ & Jetway co-lay



USH BCM5882 and China TCM Z8H172T Option				
PART/PIN	Ref Des	TCM Enable	TPM Enable	ALL TPM/TCM Disable
TCM circuit	All 4@	POP	@	@
USH_LPCEN	PU R583	@	POP	@
SIO 5028 ->SP_TPM_LPC_EN	PU R772	@	@	@
PCH GPIO39 ->TPM_ID1	PU RH268	@	POP	POP
	PD RH271	POP	@	@
PCH GPIO38 ->TPM_ID0	PU RH267	@	POP	@
	PD RH270	POP	@	POP



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Thursday, January 13, 2011 Sheet 35 of 77


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

NOTE2:
If used OZ600RJ1-A R680 need change to 5.1K ohm_1%.
If used OZ600RJ1-B R680 need change to 191 ohm_1%.


NOTE3:
If used 0Z600RJ1-A POP R679 JUMP +3.3V_RUN.
If used 0Z600RJ1-B CAN POP R679 or R678 JUMP +3.3V_RUN or +1.5V_RUN.
1.5V RUN for POWER SAVING MODE.




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Mini WWAN/GPS/LTE/UWB H=5.2




SIM Card Push-Push



PWR Rail	Voltage Tolerance	Primary Power		Aux Power
		Peak	Normal	Normal
+3.3V	+ -9%	1000	750	
+3.3Vaux	+ -9%	330	250	250 (Wake enable) 5 (NOT wake enable)
+1.5V	+ -5%	500	375	NA



1/2 Minicard Flash Card H=4



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


SCHEMATICS,MB A6561

401931


Date: Thursday, January 13, 2011 Sheet 37 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.


Power Control for Mini card1



Express Card PWR S/W




Power Control for Mini card2




Express Card BTB Conn.

+1.5V_CARD: Max. 650mA, Average 500mA
+3.3V_CARD: Max. 1300mA, Average 1000mA



Power Control for Mini card3



DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.





SCHEMATICS, MB A6561

401931

Date: Thursday, January 13, 2011 Sheet 38 of 77






PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





	VGA_ID0
Discrete	0
UMA	1


ME_FWP PCH has internal 20K PD.
(suspend power rail)




PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL"). THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.






DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
SCHEMATICS, MB A6561			
Title	Document Number	Rev	B
	401931		
Date	Thursday, January 13, 2011	Sheet	40 of 77




Touch Pad




Pitch: 0.5




BlueTooth




Keyboard



Pitch: 1.0



Power Switch for debug



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561


401931

Date: Thursday, January 13, 2011


Sheet 42 of 77

Rev B


+3.3V_ALW_PCH Source




+3.3V_SUS Source




+3.3V_M Source




Discharge Circuit




DC/DC Interface




+5V_RUN Source




+3.3V_RUN Source




+1.5V_RUN Source



+1.05V_RUN Source



Discharge Circuit



DELL CONFIDENTIAL/PROPRIETARY







Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931


Date: Thursday, January 13, 2011 Sheet 43 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.




LED Circuit Control Table

	SYS_LED_MASK#	LID_CL#
Mask All LEDs (Sniffer Function)	0	X
Mask Base MB LEDs (Lid Closed)	1	0
Do not Mask LEDs (Lid Opened)	1	1









ESATA Repeater





EN	CAD	STATUS
0	0	Low-Power Standby
0	1	Low-Power Standby
1	0	Active
1	1	Low-Power Standby

EN	PA	PB	CHANNEL A	CHANNEL B
0	X	X	Standby	Standby
1	0	0	Standard SATA	Standard SATA
1	1	0	Preemphasis	Standard SATA
1	0	1	Standard SATA	Preemphasis
1	1	1	Preemphasis	Preemphasis

Note: PA, PB, EN are internally pulled down to GND by 330kΩ resistors. CAD is internally pulled up to V_{CC} by a 330kΩ resistor.
X = Don't care.



MDC CONN. H=5.5, Pitch=0.8



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.


SCHEMATICS, MB A6561

401931

Date: Thursday, January 13, 2011 Sheet 45 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

power 20mil





normal trace 50ohm

SNIFFER /Hall SENSOR IO BOARD

USBx2 /CRT/ AUDIO JACK IO BOARD

MEDIA BOARD

Default on,
WIRELESS_ON/OFF#:
LOW: ON
HIGH: OFF



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561


401931

Thursday, January 13, 2011 Sheet 46 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

PEG_CRX_GTX_P0	0.22U	0402	16V7K-D	2	1	CV1	PEG_CRX_GTX_C_P0
PEG_CRX_GTX_N0	0.22U	0402	16V7K-D	2	1	CV2	PEG_CRX_GTX_C_N0
PEG_CRX_GTX_P1	0.22U	0402	16V7K-D	2	1	CV4	PEG_CRX_GTX_C_P1
PEG_CRX_GTX_N1	0.22U	0402	16V7K-D	2	1	CV3	PEG_CRX_GTX_C_N1
PEG_CRX_GTX_P2	0.22U	0402	16V7K-D	2	1	CV5	PEG_CRX_GTX_C_P2
PEG_CRX_GTX_N2	0.22U	0402	16V7K-D	2	1	CV6	PEG_CRX_GTX_C_N2
PEG_CRX_GTX_P3	0.22U	0402	16V7K-D	2	1	CV7	PEG_CRX_GTX_C_P3
PEG_CRX_GTX_N3	0.22U	0402	16V7K-D	2	1	CV8	PEG_CRX_GTX_C_N3
PEG_CRX_GTX_P4	0.22U	0402	16V7K-D	2	1	CV9	PEG_CRX_GTX_C_P4
PEG_CRX_GTX_N4	0.22U	0402	16V7K-D	2	1	CV10	PEG_CRX_GTX_C_N4
PEG_CRX_GTX_P5	0.22U	0402	16V7K-D	2	1	CV11	PEG_CRX_GTX_C_P5
PEG_CRX_GTX_N5	0.22U	0402	16V7K-D	2	1	CV12	PEG_CRX_GTX_C_N5
PEG_CRX_GTX_P6	0.22U	0402	16V7K-D	2	1	CV14	PEG_CRX_GTX_C_P6
PEG_CRX_GTX_N6	0.22U	0402	16V7K-D	2	1	CV15	PEG_CRX_GTX_C_N6
PEG_CRX_GTX_P7	0.22U	0402	16V7K-D	2	1	CV16	PEG_CRX_GTX_C_P7
PEG_CRX_GTX_N7	0.22U	0402	16V7K-D	2	1	CV17	PEG_CRX_GTX_C_N7
PEG_CRX_GTX_P8	0.22U	0402	16V7K-D	2	1	CV18	PEG_CRX_GTX_C_P8
PEG_CRX_GTX_N8	0.22U	0402	16V7K-D	2	1	CV19	PEG_CRX_GTX_C_N8
PEG_CRX_GTX_P9	0.22U	0402	16V7K-D	2	1	CV20	PEG_CRX_GTX_C_P9
PEG_CRX_GTX_N9	0.22U	0402	16V7K-D	2	1	CV21	PEG_CRX_GTX_C_N9
PEG_CRX_GTX_P10	0.22U	0402	16V7K-D	2	1	CV22	PEG_CRX_GTX_C_P10
PEG_CRX_GTX_N10	0.22U	0402	16V7K-D	2	1	CV23	PEG_CRX_GTX_C_N10
PEG_CRX_GTX_P11	0.22U	0402	16V7K-D	2	1	CV24	PEG_CRX_GTX_C_P11
PEG_CRX_GTX_N11	0.22U	0402	16V7K-D	2	1	CV25	PEG_CRX_GTX_C_N11
PEG_CRX_GTX_P12	0.22U	0402	16V7K-D	2	1	CV26	PEG_CRX_GTX_C_P12
PEG_CRX_GTX_N12	0.22U	0402	16V7K-D	2	1	CV27	PEG_CRX_GTX_C_N12
PEG_CRX_GTX_P13	0.22U	0402	16V7K-D	2	1	CV28	PEG_CRX_GTX_C_P13
PEG_CRX_GTX_N13	0.22U	0402	16V7K-D	2	1	CV29	PEG_CRX_GTX_C_N13
PEG_CRX_GTX_P14	0.22U	0402	16V7K-D	2	1	CV30	PEG_CRX_GTX_C_P14
PEG_CRX_GTX_N14	0.22U	0402	16V7K-D	2	1	CV31	PEG_CRX_GTX_C_N14
PEG_CRX_GTX_P15	0.22U	0402	16V7K-D	2	1	CV32	PEG_CRX_GTX_C_P15
PEG_CRX_GTX_N15	0.22U	0402	16V7K-D	2	1	CV33	PEG_CRX_GTX_C_N15

Differential signal





PEG_CRX_GTX_P0	AE12	PEG_CRX_GTX_P0	AE12
PEG_CRX_GTX_N0	AE12	PEG_CRX_GTX_N0	AE12
PEG_CRX_GTX_P1	AE12	PEG_CRX_GTX_P1	AE12
PEG_CRX_GTX_N1	AE12	PEG_CRX_GTX_N1	AE12
PEG_CRX_GTX_P2	AE12	PEG_CRX_GTX_P2	AE12
PEG_CRX_GTX_N2	AE12	PEG_CRX_GTX_N2	AE12
PEG_CRX_GTX_P3	AE12	PEG_CRX_GTX_P3	AE12
PEG_CRX_GTX_N3	AE12	PEG_CRX_GTX_N3	AE12
PEG_CRX_GTX_P4	AE12	PEG_CRX_GTX_P4	AE12
PEG_CRX_GTX_N4	AE12	PEG_CRX_GTX_N4	AE12
PEG_CRX_GTX_P5	AE12	PEG_CRX_GTX_P5	AE12
PEG_CRX_GTX_N5	AE12	PEG_CRX_GTX_N5	AE12
PEG_CRX_GTX_P6	AE12	PEG_CRX_GTX_P6	AE12
PEG_CRX_GTX_N6	AE12	PEG_CRX_GTX_N6	AE12
PEG_CRX_GTX_P7	AE12	PEG_CRX_GTX_P7	AE12
PEG_CRX_GTX_N7	AE12	PEG_CRX_GTX_N7	AE12
PEG_CRX_GTX_P8	AE12	PEG_CRX_GTX_P8	AE12
PEG_CRX_GTX_N8	AE12	PEG_CRX_GTX_N8	AE12
PEG_CRX_GTX_P9	AE12	PEG_CRX_GTX_P9	AE12
PEG_CRX_GTX_N9	AE12	PEG_CRX_GTX_N9	AE12
PEG_CRX_GTX_P10	AE12	PEG_CRX_GTX_P10	AE12
PEG_CRX_GTX_N10	AE12	PEG_CRX_GTX_N10	AE12
PEG_CRX_GTX_P11	AE12	PEG_CRX_GTX_P11	AE12
PEG_CRX_GTX_N11	AE12	PEG_CRX_GTX_N11	AE12
PEG_CRX_GTX_P12	AE12	PEG_CRX_GTX_P12	AE12
PEG_CRX_GTX_N12	AE12	PEG_CRX_GTX_N12	AE12
PEG_CRX_GTX_P13	AE12	PEG_CRX_GTX_P13	AE12
PEG_CRX_GTX_N13	AE12	PEG_CRX_GTX_N13	AE12
PEG_CRX_GTX_P14	AE12	PEG_CRX_GTX_P14	AE12
PEG_CRX_GTX_N14	AE12	PEG_CRX_GTX_N14	AE12
PEG_CRX_GTX_P15	AE12	PEG_CRX_GTX_P15	AE12
PEG_CRX_GTX_N15	AE12	PEG_CRX_GTX_N15	AE12

N12P-NS-S-A1 BGA533-D



UV14

Part 1 of 5



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

		Compal Electronics, Inc.	
SCHEMATICS,MB A6561		Rev B	
Date: Thursday, January 13, 2011	Sheet: 47 of 77		



ROM_SCLK	PCIDEVID_EXT, SUB_VENDOR, SLOT_CLK, PEX_PLL_EN
ROM_SI	RAM_CFG[3:0]
ROM_SO	XLCLK_417, FB_0_BAR_SIZE, ALT_AD00R, VGA_DEVICE

** Hynix 64Mx16 DDR3 part stuff RV59=15K Samsung 64Mx16 DDR3 part stuff RV59=20K	
Hynix 128Mx16 DDR3 part stuff RV59=35K Samsung 128Mx16 DDR3 part stuff RV59=45.3K	
STRAP0	USER[3:0]
STRAP1	3GIO_PADCFG_LUT_ADR[3:0]
STRAP2	PCI_DEVID[3:0]

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Thursday, January 13, 2011

Rev B

Sheet 48 of 77

FBAD[0..63] <<> FBAD[0..63] <51..52>
FBA_CMD[0..30] <<> FBA_CMD[0..30] <51..52>
DQMA#[0..7] <<> DQMA#[0..7] <51..52>
DQSA_RN[0..7] <<> DQSA_RN[0..7] <51..52>
DQSA_WP[0..7] <<> DQSA_WP[0..7] <51..52>

Mode E - Mirror Mode Mapping

Address	DATA Bus	
	0..31	32..63
CMD0	ODT_L	
CMD1	CS1#_L	
CMD2	CS0#_L	
CMD3	CKE_L	
CMD4	A9	A11
CMD5	A6	A7
CMD6	A3	BA1
CMD7	A0	A12
CMD8	A8	A8
CMD9	A12	A0
CMD10	A1	A2
CMD11	RAS#	RAS#
CMD12	A13	A14
CMD13	BA1	A3
CMD14	A14	A13
CMD15	CAS#	CAS#
CMD16		CKE_H
CMD17		CS1#_H
CMD18		CS0#_H
CMD19		ODT_H
CMD20	RST	RST
CMD21	A7	A6
CMD22	A4	A5
CMD23	A11	A9
CMD24	A2	A1
CMD25	A10	WE#
CMD26	A5	A4
CMD27	BA2	A15
CMD28	WE#	A10
CMD29	BA0	BA0
CMD30	A15	BA2




LV18

Part 2 of 5

FBAD0	D22	FBA_D0	FBA_CMD0	G24	FBA_CMD0
FBAD1	E24	FBA_D1	FBA_CMD1	E27	FBA_CMD1
FBAD2	E22	FBA_D2	FBA_CMD2	E26	FBA_CMD2
FBAD3	D24	FBA_D3	FBA_CMD3	E26	FBA_CMD3
FBAD4	D26	FBA_D4	FBA_CMD4	G26	FBA_CMD4
FBAD5	D27	FBA_D5	FBA_CMD5	G27	FBA_CMD5
FBAD6	C27	FBA_D6	FBA_CMD6	G25	FBA_CMD6
FBAD7	B27	FBA_D7	FBA_CMD7	J25	FBA_CMD7
FBAD8	A21	FBA_D8	FBA_CMD8	J24	FBA_CMD8
FBAD9	B21	FBA_D9	FBA_CMD9	H24	FBA_CMD9
FBAD10	C21	FBA_D10	FBA_CMD10	H22	FBA_CMD10
FBAD11	C19	FBA_D11	FBA_CMD11	J26	FBA_CMD11
FBAD12	C18	FBA_D12	FBA_CMD12	G22	FBA_CMD12
FBAD13	D18	FBA_D13	FBA_CMD13	G23	FBA_CMD13
FBAD14	B18	FBA_D14	FBA_CMD14	J22	FBA_CMD14
FBAD15	C16	FBA_D15	FBA_CMD15	J22	FBA_CMD15
FBAD16	E21	FBA_D16	FBA_CMD16	M24	FBA_CMD16
FBAD17	E21	FBA_D17	FBA_CMD17	L24	FBA_CMD17
FBAD18	D20	FBA_D18	FBA_CMD18	J23	FBA_CMD18
FBAD19	E20	FBA_D19	FBA_CMD19	K23	FBA_CMD19
FBAD20	D17	FBA_D20	FBA_CMD20	K22	FBA_CMD20
FBAD21	F18	FBA_D21	FBA_CMD21	M23	FBA_CMD21
FBAD22	D16	FBA_D22	FBA_CMD22	K24	FBA_CMD22
FBAD23	E16	FBA_D23	FBA_CMD23	M27	FBA_CMD23
FBAD24	A22	FBA_D24	FBA_CMD24	N27	FBA_CMD24
FBAD25	C24	FBA_D25	FBA_CMD25	M26	FBA_CMD25
FBAD26	D21	FBA_D26	FBA_CMD26	K26	FBA_CMD26
FBAD27	B22	FBA_D27	FBA_CMD27	K27	FBA_CMD27
FBAD28	C26	FBA_D28	FBA_CMD28	K25	FBA_CMD28
FBAD29	A25	FBA_D29	FBA_CMD29	M25	FBA_CMD29
FBAD30	B25	FBA_D30	FBA_CMD30	L22	FBA_CMD30
FBAD31	A26	FBA_D31			
FBAD32	U24	FBA_D32	FBA_DQM0	C26	DQMAI0
FBAD33	V24	FBA_D33	FBA_DQM1	B19	DQMAI1
FBAD34	V23	FBA_D34	FBA_DQM2	D19	DQMAI2
FBAD35	R24	FBA_D35	FBA_DQM3	D23	DQMAI3
FBAD36	T23	FBA_D36	FBA_DQM4	T24	DQMAI4
FBAD37	P23	FBA_D37	FBA_DQM5	AA23	DQMAI5
FBAD38	P24	FBA_D38	FBA_DQM6	AB27	DQMAI6
FBAD39	P22	FBA_D39	FBA_DQM7	T26	DQMAI7
FBAD40	AC24	FBA_D40			
FBAD41	AB23	FBA_D41	FBA_DQS_RN0	C25	DQSA_RN0
FBAD42	W24	FBA_D42	FBA_DQS_RN1	A18	DQSA_RN1
FBAD43	W24	FBA_D43	FBA_DQS_RN2	E18	DQSA_RN2
FBAD44	AA22	FBA_D44	FBA_DQS_RN3	C24	DQSA_RN3
FBAD45	W23	FBA_D45	FBA_DQS_RN4	R22	DQSA_RN4
FBAD46	W22	FBA_D46	FBA_DQS_RN5	V24	DQSA_RN5
FBAD47	V22	FBA_D47	FBA_DQS_RN6	AA27	DQSA_RN6
FBAD48	AA25	FBA_D48	FBA_DQS_RN7	R27	DQSA_RN7
FBAD49	W27	FBA_D49			
FBAD50	W26	FBA_D50	FBA_DQS_WP0	C25	DQSA_WP0
FBAD51	W25	FBA_D51	FBA_DQS_WP1	A19	DQSA_WP1
FBAD52	AB25	FBA_D52	FBA_DQS_WP2	E19	DQSA_WP2
FBAD53	AB26	FBA_D53	FBA_DQS_WP3	A24	DQSA_WP3
FBAD54	AD26	FBA_D54	FBA_DQS_WP4	T22	DQSA_WP4
FBAD55	AD27	FBA_D55	FBA_DQS_WP5	AA24	DQSA_WP5
FBAD56	V25	FBA_D56	FBA_DQS_WP6	AA26	DQSA_WP6
FBAD57	R25	FBA_D57	FBA_DQS_WP7	T27	DQSA_WP7
FBAD58	V26	FBA_D58			
FBAD59	V27	FBA_D59	FB_VREF	A16	+FB_VREF
FBAD60	R26	FBA_D60			
FBAD61	T25	FBA_D61	FBA_CLK0	E24	CLKA0
FBAD62	N25	FBA_D62	FBA_CLK0_N	E23	CLKA0#
FBAD63	N26	FBA_D63	FBA_CLK1	N24	CLKA1
			FBA_CLK1_N	N23	CLKA1#
			FBA_DEBUG	M22	


N12P-NS-S-A1_B6A533-D

+1.5V_MEM_GFX




QV6A
DMN66D0LDW-7_SOT363-6-D

<15..40> 3.3V_RUN_GFX_ON#



QV2A
DMN66D0LDW-7_SOT363-6-D

<40> GFX_MEM_VTT_ON#



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.





Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Rev	B
Sheet	50 of 77
Date	Thursday, January 13, 2011

Memory Partition A - Lower 32 bits



Mode E - Mirror Mode Mapping

DATA Bus	
Address	0..31 32..63
CMD0	ODT_L
CMD1	CS1#_L
CMD2	CS0#_L
CMD3	CKE_L
CMD4	A9 A11
CMD5	A6 A7
CMD6	A3 BA1
CMD7	A0 A12
CMD8	A8 A8
CMD9	A12 A0
CMD10	A1 A2
CMD11	RAS# RAS#
CMD12	A13 A14
CMD13	BA1 A3
CMD14	A14 A13
CMD15	CAS# CAS#
CMD16	CKE_H
CMD17	CS1#_H
CMD18	CS0#_H
CMD19	ODT_H
CMD20	RST RST
CMD21	A7 A6
CMD22	A4 A5
CMD23	A11 A9
CMD24	A2 A1
CMD25	A10 WE#
CMD26	A5 A4
CMD27	BA2 A15
CMD28	WE# A10
CMD29	BA0 BA0
CMD30	A15 BA2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



Compal Electronics, Inc.

SCHEMATICS,MB A6561



401931

Thursday, January 13, 2011

Rev B

Sheet 51 of 77

Memory Partition A - Upper 32 bits



Mode E - Mirror Mode Mapping


DATA Bus	
Address	0..31 32..63
CMD0	ODT_L
CMD1	CS1#_L
CMD2	CS0#_L
CMD3	CKE_L
CMD4	A9 A11
CMD5	A6 A7
CMD6	A3 BA1
CMD7	A0 A12
CMD8	A8 A8
CMD9	A12 A0
CMD10	A1 A2
CMD11	RAS# RAS#
CMD12	A13 A14
CMD13	BA1 A3
CMD14	A14 A13
CMD15	CAS# CAS#
CMD16	CKE_H
CMD17	CS1#_H
CMD18	CS0#_H
CMD19	ODT_H
CMD20	RST
CMD21	A7 A6
CMD22	A4 A5
CMD23	A11 A9
CMD24	A2 A1
CMD25	A10 WE#
CMD26	A5 A4
CMD27	BA2 A15
CMD28	WE# A10
CMD29	BA0 BA0
CMD30	A15 BA2

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



+1.5V_SUS_P(RT8209B)

1.5 Volt +/-5%
Thermal Design Current: 12.259A
Peak current: 17.513A
OCP_MIN:21.016A



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

SCHEMATICS,MB A6561

File	Document Number	Rev
Size	401931	B
Date	Thursday, January 13, 2011	Sheet 55 of 77

+1.8V_RUNP


1.8 Volt +/-5%
Thermal Design Current: 0.824 A
Peak current: 1.178 A
OCP_MIN: 1.414 A



+0.75V_DDR_VTT

DDR3 Termination

0.75Volt +/-5%
Thermal Design Current: 0.525A
Peak current: 0.75A



VOUT=1.8V
L=3.3uF
Fsw=290KHz
D=0.092
Input Ripple Current=TDC*(D*(1-D))^0.5=0.884A
Output Ripple Current=1.707A
Output Ripple Voltage=1.707*15m=20.5mV

DELL CONFIDENTIAL/PROPRIETARY


Compal Electronics, Inc.

SCHEMATICS_MB A6561

Size Document Number 401931
Date: Thursday, January 13, 2011 Sheet 56 of 77


PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

1.05 Volt +/-5%
Thermal Design Current : 4.391A
Peak current : 6.273A
OCP_MIN : 7.527A



Layout Note:
PC142 close to PIN19

Local sense resistor put HW side



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

File: **SCHEMATICS_MB A6561**


Size: Document Number **401931**

Date: Thursday, January 13, 2011 Sheet 59 of 77




Adapter Protection Event			
	PR521	PR522	PR510
SW	0 Ohm	@	100k
HW	@	0 Ohm	@


DYN_TUR_CURRENT_SET#	
90W	High
130W	Low



Adapter Protection Circuit for Turbo Mode



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	7	HW	6/15/2010	COMPAL	Boot issue	Change QC1 control from SUS_ON to RUN_ON_CPU1.5VS3#	X01
2	11	HW	6/15/2010	COMPAL	Modify net name	Change +0.8V_VCC_SA to +VCC_SA	X01
3	22, 28, 32, 40, 41, 43, 11, 20, 50, 38	HW	6/15/2010	COMPAL	Follow PPM recommendation to change material	Change capacitors from 10uF_0805_10V Y5V to 10uF_0805_6.3V_X5R: C305, C387, C462, C705, C728, C760, C764, C765, C768, C769, C772, CC135, CH58, CH73, CH80, CV124, CV126, CV185, CV187 Change capacitors from 10uF_0805_6.3V to 10uF_0603_6.3V: C475, C638, C641, C643 Change resistors to 0402 size: RC134, RH201, RH253, RH208, RH213 Delete RH192 and add PJP66	X01
4	14	HW	6/15/2010	COMPAL	De-pop PCH XDP	De-pop RH1, RH3~RH10, RH12~RH21, RH24, RH283~RH285, CH1	X01
5	14	HW	6/15/2010	COMPAL	Change HDA_SYNC topology	Add QH7 and RH37	X01
6	29	HW	6/15/2010	COMPAL	Change ODD connector from 13 pin to 31 pin	1. Change ODD connector to 31 pin, 2. Remove T157~T167, T169, U87~U89, C1168~C1170, R1181, R508. 3. Add Q123, Q76, R516, R514. 4. Change R510, R1177 power rail to +3.3V_ALW.	X01 X01
8	18	HW	6/17/2010	INTEL	Follow Intel Design Guide Rev1.0	Change RH149 to 1k and RH150 to 4.7k	X01
9	22	HW	6/17/2010	COMPAL	Change EMC4002 to EMC4022	Change U9 to EMC4022, remove R392, R394 R866, R404, C279, R866, Reserve C277	X01
10	25	HW	6/17/2010	COMPAL	Change CRT SW to MAX14885	Change CRT SW to MAX14885 and add C1181, C1182, R1581, remove C325~C336	X01
11	26	HW	6/17/2010	COMPAL	Safety request	Add no stuff D4 and co-lay with F2, change F2 to 2A_8V	X01
12	45	HW	6/17/2010	COMPAL	Change E-SATA repeater to MAX4951BE	Chagne U44 to MAX4591BE and Reserve R1189~R1196 for bypass repeater	X01
13	30	HW	6/17/2010	COMPAL	Change Codec to ZB version.	Change U72 to ZB version as 92HD90B2X5NLGXZBX8 and stuff C962	X01
14	41	HW	6/17/2010	COMPAL	Board ID	Change R875 to 130K	X01
15	34	HW	6/17/2010	COMPAL	Change SI2301BDS to C version	Change Q36 to SI2301CDS	X01
16	34	HW	6/17/2010	BRCOM	Change RFID capacitors for more popular	Change C502, C505 from 1uF to 0.1uF	X01
17	18	HW	6/17/2010	COMPAL	Remove touch screen PAID pull down circuit	Remove RH241	X01
18	47	HW	6/17/2010	COMPAL	BIOS request	Reserve RV29, De-pop DV1, RV29 and pop U14	X01
19	46	HW	6/17/2010	COMPAL	ME request	Change the JBTB1 to TYCO_2041300-2 connector	X01
20	23	HW	6/17/2010	COMPAL	LVDS SW change to PI3LVD400ZFEX	1.Change U84, U85 to PI3LVD400ZFEX 2.Remove Q209, Q210, U91, U90	X01
21	41	HW	6/17/2010	COMPAL	Change BAY_SMBDAT and BAY_SMBCLK pull-up resistors to +3.3V_ALW	Change R854, R856 pull up power rail to +3.3V_ALW	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title SCHEMATICS, MB A6561			
Size	Document Number	Rev B	
	401931		
Date:	Thursday, January 13, 2011	Sheet	65 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
22	11, 14, 41	HW	6/18/2010	COMPAL	EOL concern	Change CC176 to SGA00005H0L, change YH1, Y6 to SJ132P7KW1L	X01
23	42	HW	6/18/2010	COMPAL	Change connector	Change JKB1 to same as JSC1 Change JLED1 to TYCO_1-2041084-6	X01
24	42	HW	6/18/2010	COMPAL	Change TP pin definition	Reverse TP pin definition for PT	X01
25	40, 41	HW	6/18/2010	COMPAL	Add series resistor and pull up resistors on MIC_MUTE#, VOL_MUTE, VOL_UP, VOL_DOWN	Add R773, R806, R884, R886, R887, R1169, R1170, R1197	X01
26	24, 44	HW	6/18/2010	COMPAL	Correct net name for LED signal	Modify signal name BREATH_BLUE_LED to BREATH_WHITE_LED and BREATH_BLUE_LED_SNIFF to BREATH_WHITE_LED_SNIFF	X01
27	40, 47	HW	6/21/2010	NVIDIA	Add HPD circuit to inform system for NV request	Add DV2, DV3, DV4, R1154 and use ECE5028 GPIOE7/DCD# as HPD signal to inform system	X01
28	32	HW	6/21/2010	INTEL	Remove useless resistors	Remove R556, R558, R559, R560 and short the pin1 and pin2 together	X01
29	24, 28, 30, 32, 38, 43, 50	HW	6/22/2010	COMPAL	Change part for Halogen free	Change Q18, Q27, Q30, Q34, Q38, Q40, Q42, Q49, Q54, Q58, QV5 to HF part	X01
30	10	HW	6/22/2010	COMPAL	To have better return path	De-pop CC130 and pop CC134	X01
31	43	HW	6/23/2010	COMPAL	Solution +1.5V_RUN voltage drop issue	Change Q59 from SI3456BDV to NTGS4141NT1G	X01
32	14	HW	6/23/2010	COMPAL	Add serial damping on SPI_CS0#, SPI_CS1# to avoid SPI EA fail issue	Add serial damping resistor R935 47 ohm on SPI_CS0#, R936 22ohm on SPI_CS1#	X01
33	24	HW	6/25/2010	COMPAL	PT panel change touch screen pin definition	Change JTS1 pin definition for new TS pin define	X01
34	43	HW	6/25/2010	COMPAL	NTMS4107NR2G EOL	Change Q55 to NTMS4920NR2G	X01
35	14	HW	6/25/2010	COMPAL	Follow Intel XDP design	Change RH43, RH44, RH45 to 200 ohm	X01
36	24	HW	6/25/2010	COMPAL	Change LVDS connector to 40 pin	Change JLVDS1 to 40 pin as ACES_59003-0400C-001	X01
37	14, 41, 29	HW	7/1/2010	COMPAL	Modify Module Bay circuit	1.Remove R1181, R1182, R1189. 2.Change BAY_SMBUS, DEVICE_DET# pull up power rail from +3.3V_RUN to +3.3V_ALW. 3.Change net name ODD_DET# to PCH_SATA_MOD_EN#. 4.Add Q123, Q76, R513, R514, R515 for USB_SMI# circuit. 5.De-pop C627, R712	X01
38	24	HW	7/1/2010	COMPAL	Stuff PWM pull down resistor for PT solution	Pop R1137	X01
39	7	HW	7/1/2010	COMPAL	For support XDP device	De-pop RC9	X01
40	15, 18, 40, 41	HW	7/1/2010	COMPAL	Base on GPIO map to modify	1. Move SLP_ME_CSW_DEV# from GPIO45 to GPIO28, add MCARD_PCIE_SATA# on 5028 GPIOE3. 2. Remove RH238, change RH80 from 1k to 10k. 3. Change SLICE_BAT_PRES# pull up power rail from +3.3V_ALW2 to +3.3V_ALW. 4. Add R889	X01
41	24	HW	7/1/2010	COMPAL	PWM function	Remove R1139, R1140 and add D68, D69	X01
42	11	HW	7/1/2010	COMPAL	VCCSA VID circuit	Change VCCSA_VID_0 to VCCSA_VID_1 and pop RC138	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title		SCHEMATICS, MB A6561	
Size	Document Number	Rev	B
401931			
Date:	Thursday, January 13, 2011	Sheet	66 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
43	22	HW	7/2/2010	COMPAL	Modify thermal diode for thermal request	Remove C268,C269, use DP1/DN1 for CPU,DP2/DN2 for GPU, DP3/DN3 for DIMM, DN5/DP5 for WWAM	X01
44	15,14,47	HW	7/8/2010	COMPAL	Meet Crystal EA chnage caps value.	1. CH18, CH19 change to 10P_0402_50V8J-D 2. CH2, CH3 change to 15P_0402_50V8J-D 3. CV34, CV35 change to 12P_0402_50V8J-D	X01
45	47	HW	7/8/2010	COMPAL	U14 power pin add 0.1uF bypass cap.	Add CV188 0.1uF CAP at U14.5 pin	X01
46	36	HW	7/12/2010	COMPAL	02 suggest 1. add the damping resistors 33ohm on the (SD/MMCDAT0-7 and SD/MMCCMD) 2. change the resistor RE7 on the SD/MMC_CLK to 33ohm. 3. OZ600RJ1N rev.B PE_REXT change resistor	1. Add R1198~R1206 33 ohm 2. RE7 change to 33 ohm 3. R680 chnage to 191 ohm	X01
47	45,29	HW	7/12/2010	COMPAL	EMC request 1.Add 90 ohm common mode choke L50,L51 at USBP0+/- and USBP1+/- for USB R/W noise 2. Reserve 150pF bypass capacitor at ODD DEVICE_DET# 3.Add 220ohm Bead at DMIC_CLK for DMIC noise 4.Add 0 ohm at BIA_PWM_LVDS check UMA mode whether have PCI noise	1. L51,L50 change to POP, R734~R737 change to De POP. 2. Reserve CH7 150P 3. add LE2 220 ohm bead instead of R1106. 4. add RE9 0 ohm at BIA_PWM_LVDS	X01
48	24,45	HW	7/13/2010	COMPAL	PPM recommendation to change material	1.C300, C669 from 10U 16V Y5V 1206 change to 10U 10V Z Y5V 0805	X01
49	41	HW	7/13/2010	COMPAL	SMSC request 1.I2S_CLK, I2S_WS pull down resistors depopulated	R864 and R865 can be depopulated	X01
50	33	HW	7/15/2010	COMPAL	Hi-Pot EA Fail	JLOM1.14 change to NC, JLOM1.15 change to GND net,Remove C1165,C1166	X01
51	37,44	HW	7/15/2010	COMPAL	Modify LED circuit	Remove R1578,R1579,R1580,D42,D60,D61, add Q77,Q124,R705,R718,R719	X01
52	26	HW	7/15/2010	COMPAL	Meet HDMI EA, EMI	1.L19,L20,L21,L22 change to Populated 2.R470,R471,R468,R469,R462,R466,R451,R459 change to Depopulated	X01
53	37	HW	7/15/2010	COMPAL	MINI card CONN from H9.9 change to H9	JMINI1,JMINI2,JMINI3 change to LOTES_AAA-PCI-047-P10-A	X01
54	44	HW	7/15/2010	DELL	1.Remove MIC MUTE LED circuit, 2.Reserve SPK MUTE LED circuit	1.Remove the R1108,Q119,R1061,Q105 parts as MIC mute circuit 2.Reserve the R1109,Q119,Q102,R1059 parts as SPK mute circuit, Change Q119 to SSM3K7002FU	X01
55	14,17,18 40,41	HW	7/16/2010	COMPAL	Follow GPIO MAP	1.Remove R1567~R1577. 2.U46.B64,A9,A18,A44,B39,B51 connect to GND direct. 3.R796 Net rename to DYN_TURB_PWR_ALRT# then change to 10K value and pull up to +3.3V_ALW power rail. 4.Add GPIO_DYN_TUR_CURRNT_SET# TO U51.A35 and add R1171 10k pull up. 5.SIO_EXT_SMI# GPIO form PCH.GPIO1 change to PCH.GPIO14 and add RH51 10kohm Pull up 6.RH164 change to PCH_GPIO1 net. and remove RH254	X01
56	33	HW	7/19/2010	COMPAL	ME change reuquest	JLOM1 change to TYCO_2010019-3	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title SCHEMATICS,MB A6561			
Size	Document Number	Rev B	
	401931		
Date:	Thursday, January 13, 2011	Sheet	67 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
57	36	HW	7/19/2010	COMPAL	OZ600RJ1 from A change to B version	U39 change to OZ600RJ1LN-B_QFN48	X01
58	20, 43	HW	7/19/2010	COMPAL	Cost reduction as +3.3V_ALW_PCH and +5V_ALW_PCH power control circuit	1.Add PJP68 bypass JUMP for +5V_ALW to +5V_ALW_PCH 2.QH4,CH98,RH278 change to NON-POP 3.Add PJP67 bypass JUMP for +3.3V_ALW to +3.3V_ALW_PCH 4.Q51,R907,R905,C762,C760,R908,Q49 change to NON-POP	X01
59	24	HW	7/20/2010	COMPAL	Add BIA_PWM_GPU to control BIA_PWM_LVDS	D63 change to POP	X01
60	24	HW	7/20/2010	COMPAL	Meet LCD power sequence spec	R413 change to 470 ohm	X01
61	24	HW	7/20/2010	COMPAL	Corrent Touch screen pin define	Modify JTS1 pin define	X01
62	29	HW	7/20/2010	COMPAL	Q107 change to one channel	Q107 change to SSM3K7002FU_SC70-3-D	X01
63	47	HW	7/20/2010	NV	Follow NV request	Add @RV103,RV104, @RV20,@RV25,@RV26	X01
64	17, 30, 39	HW	7/20/2010	COMPAL	EMC team request	1.I2S_12MHZ add @RE13 2.I2S_BCLK add @RE10. 3.CLK_PCI_DOCK, RH103 change to 33ohm, R756 change to 33 ohm, C704 change to 12pf 4.DAI_BCLK# add@RE12,@CE9 5.DAI_12MHZ# add @RE11,@CE8	X01
65	26	HW	7/21/2010	COMPAL	Safety team request	Modify HDMI power circuit about D4,F2,R5 parts	X01
66	37	HW	7/21/2010	COMPAL	DF398754 Debug reserve	Reserve R725 0 ohm both PCIE_MCARD2_DET#R to PCIE_MCARD2_DET#	X01
67	36	HW	7/21/2010	COMPAL	Meet 1394 EA SPEC	R683,R684,R685,R686 from 56.2 change to 53.6 ohm	X01
68	36	HW	7/21/2010	COMPAL	Add MS card function	Modify U39 and JSD1 circuit	X01
69	30	HW	7/22/2010	COMPAL	EMI snubber and change Audio net name	1.Change net name from I2S_12MHZ to I2S_MCLK 2.Reserve R1587~R1590 part at INT_SPK bus	X01
70	41	HW	7/22/2010	COMPAL	New GPIO MAP	1.Pull up R943 to +3.3V_ALW on XFR_ID_BIT# of ECE5055-GPI0105 2.R712,R711,C627 change to de-pop	X01
71	40	HW	7/23/2010	COMPAL	TEMP_ALERT# Add 0 ohm jump between EC to PCH	Add R738 ohm at TEMP_ALERT#	X01
72	24, 42	HW	7/24/2010	COMPAL	Follow GPIO map to add touch screen power down control circuit	Add TOUCH_SCREEN_PD#, Q125,Q32,R430,R431,C304,C306, and change JTCH1 pin 1,pin2 from +5V_RUN to +5V_TSP	X01
73	24	HW	7/26/2010	COMPAL	Reserve a 0 ohm option between +5V_RUN and +5V_TSP	Reserve R1001 0 ohm 0603 between +5V_RUN and +5V_TSP	X01
74	44	HW	7/26/2010	COMPAL	Due to BT_ACTIVE was folating pin, so, add 100 Kohm pull down	Add R944 100K ohm for BT_ACTIVE pull down	X01
75	49	HW	7/28/2010	NV	Follow NV suggestion to modify BOM	De-pop CV184, and change CV183 to 1uF,CV182 to 4.7uF, CV109 to 470pF,CV110 to 4700pF, LV8 to 100nH	X01

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY			
Compal Electronics, Inc.			
Title			
SCHEMATICS,MB A6561			
Size	Document Number	Rev	
	401931	B	
Date:	Thursday, January 13, 2011	Sheet	68 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
76	24	HW	9/06/2010	COMPAL	In order to use the HF part.	Q21 change SB000009K0L to SB000009K1L	X02
77	14, 18	HW	9/06/2010	Intel	Follow Intel request	Add RH52 and RH53.	X02
78	38, 45	HW	9/15/2010	COMPAL	For the part consist issue.	L49, L50, L51 change SM01002080L to SM070001E0L	X02
79	45	HW	9/17/2010	COMPAL	Remove Bypass ESATA Repeater schematic, because Gen1 EA fail when Bypass ESATA Repeater.	Remove R1189~R1196.	X02
80	15, 36	HW	9/17/2010	H.ELE.	YH2's CL value can't match cd & cg value. Y5's value too low that frequency shift of PCB board.	CH18 & CH19 change from 10P to 22P, C591 & C592 change from 10P to 6.8P.	X02
81	47, 48, 49 50, 51, 52	HW	9/21/2010	DELL	Macallan DIS performance request.	UV change from N12M to N12P.	X02
82	30	HW	9/23/2010	IDT	MIC detect issue.	U72 change version from SA00003ZZ1L(ZB) to SA00003ZZ2L(YA).	X02
83	47	HW	9/23/2010	COMPAL	De-pop pull up resistors	De-pop RV23, RV24	X02
84	18	HW	9/23/2010	Intel	Follow Intel design guide Rev1.2	Change RH149 to 2.2k and RH150 to 0 ohm	X02
85	32	HW	9/23/2011	Intel	Intel request	U31 change version from WG82579LM QMWM A2 to WG82579LM QNGP C0.	X02
86	15, 32	HW	9/24/2011	H.ELE.	modify item 80 YH2's CL value can't match cd & cg value.	CH18 & CH19 change from 22P to 10P and YH2 change from CL=18pF to CL=12pF. C470 & C471 change from 33P to 18P and Y3 change from CL=18pF to CL=12pF.	X02
87	34	HW	9/24/2011	Broadcom	Broadcom request	Add decoupling cap C556 for U35 on layout.	X02
88	24	HW	9/24/2011	COMPAL	The PWM can not function correct.	R1137 change from 100K to 10K.	X02
89	41	HW	9/24/2011	EPSON	The frequency skew of Y6 is too big in Normal temperature.	C741 & C743 change from 33P to 39P,	X02
90	36	HW	9/25/2011	COMPAL	Correct the 53.6 ohm into L end part number.	Change the R683, R684, R685, R686 to SD00000HE8L	X02
91	46	HW	9/25/2011	COMPAL	Add bypass cap at IO board connector of MB side.	Add bypass cap C1183 at +5V_ALW.	X02
92	38	HW	9/25/2011	COMPAL	Correct the Express Card PWR S/W into L end part number.	Change the U41 to SA00001SL2L.	X02
							X03

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

Title	SCHEMATICS, MB A6561		
Size	Document Number	401931	Rev B
Date:	Thursday, January 13, 2011	Sheet	69 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
93	47, 48, 49, 51, 52	HW	9/27/2010	NVIDIA	NVIDIA request.	1. CV160~CV162 change to 1uF 2. Change CV41/42/43/50/51 to 0.022u 3. Change CV40/58/59/60 to 0.1u 4. No stuff CV58/44 on DSC 5. Change CV181 to 22uF_0805 6. Change +SP_PLLVDD to +PLLVDD and remove CV182,CV183,CV184,CV115,LV8 7. Change LV3 to SM01000BE0L 8. Change CV34/35 to 18pF 9. Reserve 1x1mm jumper and contact to PEX_SVDD_3V3. 10. CV90 placement under GPU 11. Change CV80 to 4.7u. 12. Add 2pcs of 1uF per VRAM 13. Change RV81,RV86 to 160_1% 14. Add 10K pull-down to UV1.J5 15. Add 40.2K_1% pull down on UV1.T6	X02
94	36	HW	9/28/2010	O2Micro	O2Micro request.	1. Move C582 to +MMI_1394_VCC and close to either one pin 28 or pin 33. 2. Move C581 to +MMI_PE_VDDH and close to pin1. 3. Add a 0.01uF capacitor on +MMI_PE_VDDH and close to pin1.	X02
95	30, 31	HW	9/30/2010	IDT	To solve pop noise and detect issue	Add U6, Q33, Q46, D70, D71, R425, R33, R38, R424, R161, R352, R1088, C967, C307, C308 Q107 change from SB00000960L(3pin) to SB00000DH0L(6pin)	X02
96	30	HW	9/30/2010	COMPAL	EMC request	Add bypass cap C1185~C1188	X02
97	14, 09	HW	10/04/2010	Intel	Following Intel DG ver1.5	1. Add RH31 pull down resister. 2. RC96, RC97 no stuff	X02
98	34	HW	10/04/2010	Broadcom	Broadcom request(enhancement current amount)	L39 & L40 change from SHI00005Y0L(0603 size) to SHI0000CH0L(0805 size rate current is 400mA).	X02
99	11	HW	10/04/2010	COMPAL	Change QC5 VGS MAX rating from 12V to 20V	Change QC5 from SB52302028L to SB00000HK0L	X02
100	24, 26, 47	HW	10/04/2010	COMPAL	Change RB751V to HF part	Change D53, D63~D69, DV1~DV4 to SCS00004L0L	X02
101	7, 18, 41	HW	10/04/2010	COMPAL	For cost saving	Remove RH159, RH261	X02
102	30	HW	10/06/2010	COMPAL	1. Sync-up with Macallan 14" 2. EMC request	1. Remove R1587~R1590, C1185~C1188, change R1183~R1186 to L91~L94 2. Change Audio signal's diode from 4 of 2pins(SD05.TCT) to 2 of 3pins (PESD5V0U2BT SCA00000T0L)	X03
103	38	HW	10/06/2010	COMPAL	In order to enable Express Card PWR S/W 2nd source vendor "GMT" to act.	Add connection of pin4, pin5, pin13 and pin14 to power net.	X03
104	26	HW	10/06/2010	COMPAL	Follow safety request	Pop F2 and de-pop R5	X03
105	53, 14	HW	10/06/2010	COMPAL	Remove PAID function of RTC	1. JRTC1 change from 3pin to 2pin(SP02000CA0L) and remove detect pin 2. UH4.C36 & RH355.2 rename from RTC_DET# to PCH_GPI033	X03
 DELL CONFIDENTIAL/PROPRIETARY Compal Electronics, Inc. SCHEMATICS, MB A6561 401931 Thursday, January 13, 2011 Title Size Date Document Number 401931 Thursday, January 13, 2011 Rev B Sheet 70 of 77							

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
------	--------	-------	------	------------------	-------------------	----------------------	------

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Date: Thursday, January 13, 2011 Sheet 73 of 77

Version Change List (P. I. R. List)

Item Page# Title Date Request Owner Issue Description Solution Description Rev.

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.



DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Date: Thursday, January 13, 2011 Sheet 74 of 77

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	54	+3V/+5V	7/5	Compal	+3.3V phase node over Mosfet Vds rating	Change PQ6 from SI4128 to A04466L. Change PQ8 from SI4134 to A04712L.	
2	62	0.8V_VCCSA	7/5	Intersil	VCCSA spike issue	Remove PR264 and add PR410 connect PR249.1 to do PD. Remove VCCSA_VID_0 net to connect PR249.1 and change net name to VCCSA_VID_1 Change PR250 from 34K to 113K Change PR256 from 0 to 140K Change PR261 and 265 from 2.49K to 0 ohm. Change PD resistor PR266 and PR410 to 1K. Depop PR249, PR260 and PR267 Change PR259 from 274K to 47.5K	
3	53	+DCIN	7/19	Compal	Add 150pF bypass capacitor for PCI noise	Add PC400 to connect PR14.1 and gnd	
4	55	+1.5V_SUS	7/19	Compal	Vendor will not support this part	Change PC56 and PC57 to 330U/9m/2V (SGA20331E0L) from 330U/9m/2.5V (SGA19331D1L)	
5	53	+DCIN	7/19	Compal	PL3 and PL4 current rating is not enough for 130W adapter	Change PL3 and PL4 to FBMA-L18-453215-900LMA90T (SM01002078L) from FBMJ4516HS720NT(SM010009C8L)	
6	53	+DCIN	7/19	Compal	PL1 current rating is not enough for 9cell (3.0Ah 1C) discharge current	Change PL1 to FBMJ4516HS720NT(SM010009C8L) from FBMA-L18-453215-900LMA90T (SM01002078L) Add PL22 FBMJ4516HS720NT(SM010009C8L) Take off PJP45	
7	53	+DCIN	7/19	Compal	PR16 down size to 0402 from 0805	Change PR16 to 100k/0402 (SD02810038L) from 100k/0805 (SD01510038L)	
8	54	+3V/+5V	7/19	Compal	PC24 down size to 0603 from 0805	Change PC24 to 4.7u/6.3V/0603 (SE107475K8L) from 4.7u/6.3V/0805 (SE093475K8L)	
9	55	+1.5V_SUS	7/19	Richtek	Reserve 300K PD to avoid VR turn on when EN/DEM is floating.	Add PR508 to do PD from PU3 pin1	
10	61	Charger	7/19	Compal	solve leakage issue	Change PD14 to ES2AA-13-F (SC100005A0L) from SBR3A40SA-13_SMA2 (SC100003J00)	
11	63	Selector	7/19	Compal	solve leakage issue	Change PD16 to ES2AA-13-F (SC100005A0L) from SBR3A40SA-13_SMA2 (SC100003J00)	
12	58	+1.05V_VTT	7/19	Compal	Remove PC147 for ME Interfere	Remove PC147	
13	62	0.8V_VCCSA	7/19	Compal	VCCSA phase node over Mosfet Vds rating	Change PQ35 from SI4128 to A04466L. Change PQ36 from SI4172 to A04712L.	
14	59	VCORE	7/19	MAXIN	Fine tuning VCORE Load Line	Change PR140 to 11.8k(SD03411828L) from 12.6k(SD00000AJ8L)	
15	59	VCORE	7/19	MAXIN	Reserve 33nF cap parallel with PC136 to fine tuning VCORE transient	Add PC401 33nF/16V/X7R/0402(SE076333K8L)	
16	59	VCORE	7/19	MAXIN	Fine tuning VGFX Load Line	Change PR157 to 8.2k(SD00000418L) from 8.66k(SD03486618L)	
17	60	VGFX	7/19	MAXIN	Add 33nF cap parallel with PC208 to fine tuning VGFX transient	Add PC402 33nF/16V/X7R/0402(SE076333K8L)	

DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

SCHEMATICS,MB A6561

401931

Date: Thursday, January 13, 2011 Sheet 75 of 77

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
18	61	Charger	7/21	Compal	Reserve adapter protection circuit for turbo mode	Change PU11 pin1 net name to ICREF from GNDA_CHG Change PU11 pin26 net name to ICOUT from VCC Reserve PR511, PR512, PR513, PR514, PC406, PQ59, PR515, PR516, PR517, PC407 PC244, PC245, PR518, PR519, PR520, PQ43, PC405, PR509, PR510	X01
19	61	Charger	7/21	Compal	PQ27 body diode can handle surge current when adapter plug in so depop PD14	Depop PD14 SBR3A40SA (SC100003J00)	X01
20	59	VCORE	7/23	MAXIN	For Pass2 VCORE & VGFX OCP setup	Change PR126 & PR127 to 165K from 150K Change PR134 & PR135 to 105K from 100K	X01
21	59/60	VCORE/VGFX	7/23	MAXIN	Setting change for ICC version change	Change PR118 to 1 ohm from 2 ohm Change PR119 to 1 ohm from 2 ohm	X01
22	61	Charger	7/28	TI	Pop adapter protection component for turbo mode with TI solution	Pop PR513 100k (SD03410038L) Pop PR514 78.7k (SD03478728L) Pop PR512 115k (SD03411538L) Pop PR511 1.87M () Pop PQ59 RHU002N06 (SB50206008L) Pop PR510 100K (SD02810038L) Pop PC406 100P (SE071101J8L)	
23	57	+1.05VM	10/18	TI	Fine tune OCP setting	Change PR83 to 22k (SD03422028L) from 10k (SD03410028L)	
24	63	Selector	10/18	Compal	Change parts to HF parts	Change PQ39 and PQ44 SI4835DDY-T1-GE3 (SB00000FF1L) from SI4835DDY-T1-E3 (SB00000FF0L)	
25	61	charger	10/18	Compal	Fine tune adapter protection circuit to reserve H_PROCHOT#	Depop PR814	
26	57	+1.05VM	10/18	Compal	22u/1206/6.3V COS issue	Change PC98 ~ PC105 to 22u/0805 (SE00000110L) from 22u/1206 (SE077226M8L)	
27	58	+1.05VTT	10/18	Compal	22u/1206/6.3V COS issue	Change PC123 ~ PC125, PC121, PC127, PC120, PC129 and PC130 to 22u/0805 (SE00000110L) from 22u/1206 (SE077226M8L) Change PC122 and PC126 to 47u/0805 (SE00000G60L) from 22u/1206 (SE077226M8L)	
28	53	DCIN	10/18	Compal	6 ~ 7mA leakage current in slice	Change PR2 and PR504 to 100K (SD02810038L) from 10K (SD03410028L)	
29	64	GPU_Core	10/18	nVidia	Fix output voltage to 0.9V for nVidia ES sample	Depop PR337 and PR345 0 Ohm (SD02800008L) Depop PR347 10K (SD02810028L) Pop PR343 10K (SD02810028L)	
30	64	GPU_Core	10/18	Compal	Change OCP setting for new nVidia chip	Change PR332 and PR339 to 5.9k (SD03459018L) from 4.22k (SD03442218L)	
31	62	VCCSA	10/18	Compal	Fine tune VCCSA OCP setting for 2nd and 3rd source choke	Change PR247 and PR262 to 12.7k (SD03412728L) from 11.5k (SD03411528L)	
32	64	GPU_Core	11/11	nVidia	Change VID setting for new nVidia chip. Default set 1V.	Depop PR347 10K (SD02810028L) Pop PR343 10K (SD02810028L) Change PR344 and PR400 to 3.09k (SD00000J38L) from 3.57k (SD03435718L) Change PR341 to 412k (SD00000678L) from 402k (SD034402380) Change PR403 to 38.3k (SD03438328L) from 200k (SD03420038L) Change PR338 to 71.5k (SD03471528L) from 0 Ohm (SD02800008L) Change PR334 to 30.1k () from 23.7k (SD03423728L)	

DELL CONFIDENTIAL/PROPRIETARY

		Compal Electronics, Inc.	
		SCHEMATICS, MB A6561	
Size	Document Number	Rev	B
	401931		
Date	Thursday, January 13, 2011	Sheet	76 of 77

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
33	63	Selector	11/11	Compal	Fine tune main and media battery switching to slice battery transient time	Change PC270 and PC265 to 0.22uF (SE000005Z8L) from 1uF (SE00000698L)	
34	61	Charger	11/11	Compal	Change adapter protection circuit trip point (Adapter rated current + 0.75A)	Change PR512 to 107k (SD03410738L) from 115k (SD03411538L) Change PR511 to 649K (SD03464938L) from 1.87M (SD00000WN0L) Change PR514 to 80.6K (SD03480628L) from 78.7k (SD03478728L)	
35	61	Charger	11/11	Compal	Change adapter protection event to HW from SW	Pop PR522 0 Ohm (SD02800008L) Depop PR521 0 Ohm (SD02800008L) Depop PR510 100k Ohm (SD02810038L)	
36	60	VGFX_core	12/08	Compal	Fine tune the GFX initial voltage to solve offset	Change PR119 to 0 ohm (SD01300008L) from 1 ohm (SD014100B8L)	
37	59	VCORE	12/08	Compal	Fine tuning VCORE Load Line	Change PR140 to 12.4k(SD00000AJ8L) from 11.8k(SD03411828L)	
38	61	Charger	12/10	Compal	H_PROCHOT# can not pull high issue with external circuit at DC mode	Change PR513.1 net nam to +3.3V_ALW2 from MAX8731_REF Change PQ59.3, PR514.2 and PC406.2 net nam to PGND from GAND_CHG	
39	61	Charger	12/10	Compal	H_PROCHOT# pull low level can not meet Intel SPEC with TI solution at AC mode	Depop PR511 (SD03464938L) Change PR512 to 174k (SD03417438L) from 107k (SD03410738L) Change PR513 to 150k (SD03415038L) from 100k (SD03410038L) Change PR514 to 113k (SD03411338L) from 80.6K (SD03480628L) Pop PR515, PR517,PR520 0 Ohm (SD02800008L) Pop PQ43 RHU002N06 (SB50206008L) Pop PR519 221K (SD00000HX8L) Pop PR518 1.8M (SD00000K180) Pop PR516 20K (SD03420028L) Depop PR509 (SD02800008L)	
40	59	VCORE	12/10	Compal	Fine tune the GFX Load Line	Change PR157 to 8.06K ohm (SD03480618L) from 8.2K ohm (SD00000418L)	

DELL CONFIDENTIAL/PROPRIETARY

	Compal Electronics, Inc.		
	Title		
	SCHEMATICS,MB A6561		
	Size	Document Number	Rev
	401931	B	
Date: Thursday, January 13, 2011		Sheet 77 of 77	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.