

ASUS CONFIDENTIAL

MODEL NAME : *Elsa*

PCB NO : ???

ASUS P/N : ???

Lanai Discrete VGA nVidia NB8M Schematics Document

uFCPGA Mobile Merom
Intel Crestline-PM + ICH8M

2007-03-19

REV : 1.2(DELL: X02)

MB PCB	
Part Number	Description
DA800004H0L	PCB 908 LA-3071P REV0 M/B

BOM NO. ???
PCB P/N: ???

<Variant Name>

PROJECT: **Lanai**

REVISION
1.2

DATE: *Monday, March 19, 2007*
SHEET **1** OF **69**


DESCRIPTION: *Cover Page*

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :
Terry Lin

LANAI: DISCRETE

CLOCK
CK410M+LP
PG 21



<Variant Name>

PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 2 OF 69

DESCRIPTION:
BLOCK DIAGRAM

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :
STANLY HSU

INDEX

Pg#	Description	DNI LIST
01	Cover Page	
02	Schematic Block Diagram	
03	INDEX	
04	Bus connection	
05	SMBUS BLOCK	
06	Power Rail	
07-08	CPU (Merom 、 Penryn)	
09-14	Crestline	
15-18	ICH8M	
19-20	DDRII SO-DIMM(533MHz 、 667MHz)	
21	Clock Generator (CK410M+LP)	
22-27	VGA (nVIADA - G86M & GDDR3)	
28	LVDS CON & Camera & DMIC	
29	RGB CON	
30	TV OUT CON	
31	SATA(HDD & CD_ROM)	
32-34	MEDIA CARD READER / 1394 (R5C833)	
35	PCI-Express Card	
36	MDC CONN	
37	EC (MEC5025)	
38	SI0 (ECE5011)	
39	USB PORT x 2	
40	FLASH & RTC & CAPBTN CONN	
41	TOUCH PAD & BT & CIR & LID	
42	SWITCH & LED	
43	HARDWARE MONITOR (EMC4001)	
44-46	AUDIO CODEC & AMP	
47	LOM BCM5906	
48	Magnetics and RJ-45	
49	Power Control Switch	
50	BtoB CON	
51	Power Sequence Logic	
52	XDP	
53-59	Power Circuit	
60	SCREW PAD	
61	Change list (1)	
62	Change list (2)	
63	Change list (3)	

Pg#	Description	DNI LIST
64	Power circuit Change list	
R01	Modem board cover page	
R02	RJ-11 CONN	
R03	Modem board Change list	
U01	USB board cover page	
U02	USB PORT (SINGLE * 2)	

<<Variant Name>>

PROJECT: **Lanai**

REVISION
1.2

DATE: **Monday, March 19, 2007**
SHEET **3** OF **69**

DESCRIPTION: **INDEX**

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :
Terry Lin

Footprint Definition

Resistor	Footprint is 0402 if there is no description
Capacitor	Footprint is 0402 if there is no description
Ferrite Bead	Footprint is 0603 if there is no description

Layout Note

For all of ESD diode, they should be placed as close as possible to connectors and the signals from connectors should be routed to ESD diodes first. There is no branch or via before diodes

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
R5C833	PCI_AD17	PCI_REQ1# PCI_GNT1#	PCI_PIRQC# PCI_PIRQD#

PCI Express TABLE

Lane 1	WWAN / Mini Card
Lane 2	WLAN / Mini Card
Lane 3	
Lane 4	ExpressCard
Lane 5	
Lane 6	LAN BCM5906KMLG

USB TABLE

ICH8-0 (EHCI#1)	User1 (Single port , in USB BD)
ICH8-1 (EHCI#1)	User2 (Single port , in USB BD)
ICH8-2 (EHCI#1)	User3 (Dual port-bottom , in I/O BD)
ICH8-3 (EHCI#1)	User4 (Dual port-top , in I/O BD)
ICH8-4 (EHCI#1)	
ICH8-5 (EHCI#1)	Camera
ICH8-6 (EHCI#2)	ExpressCard
ICH8-7 (EHCI#2)	BT Module
ICH8-8 (EHCI#2)	
ICH8-9 (EHCI#2)	WWAN / Mini Card

Note : No USB for WLAN

<Variant Name>

PROJECT: Lanai

REVISION

1.2

DATE: Monday, March 19, 2007

SHEET 4 OF 69

DESCRIPTION:

Bus Connection


SCHEMATIC FILE NAME:

<OrgName>

DESIGN ENGINEER:

Terry Lin

RELEASE DATE:



<Variant Name>

PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 5 OF 69


DESCRIPTION:
SMBUS BLOCK

SCHEMATIC FILE NAME :
RELEASE DATE :



<OrgName>

DESIGN ENGINEER :
Terry Lin













Layout note:
Place voltage divider within 0.5" of GTLREF pin



For the purpose of testability, route these signals through a ground referenced Zo= 55 ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.







<Variant Name>

PROJECT: Lanai


REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 9 OF 69

DESCRIPTION: Crestline(H0ST)

SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER:
Ivan Chou



Variant Name=

PROJECT: Lanai


REVISION
12



DATE: Monday, March 19, 2007
SHEET 10 OF 69


DESCRIPTION: Crestline(VGA, DMI)









SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER: Ivan Chou













Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R235, R264, R265, R258 should equal distance to the T split trace point as R236, R268, R270, R275 respective. Basically, keep the same distance from T for all series termination resistors.



Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.



XOR Chain Entrance strap		
ICH_RSVD	ACZ_SDOUT	Description
0	0	RSVD
0	1	Enter XOR chain
1	0	Normal operation (Default)
1	1	Set PCIE port config bit 1



Variant Name:

PROJECT: Lanai

REVISION
1.2





DATE: Monday, March 19, 2007
SHEET 15 OF 69

DESCRIPTION:
ICH8: IDE/AC97/LPC/RTC







SCHEMATIC FILE NAME:
RELEASE DATE:

<OrgName>









DESIGN ENGINEER:
Terry Lin




Layout Note:
Place 15 ohm within
500 mils from ICH.




Short F2 and F3 at the package
and keep length to less than
500mils. Trace Impedance
should be 60ohms +/- 15%.






Variant Name=





Please these resistor
closely DIMMA, all
trace length<750 mil.

Please these resistor
closely DIMMB, all
trace length<750 mil.



<Variant Name>

PROJECT: Lanai




REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 20 OF 69








DESCRIPTION: DDR2 SO-DIMM (1)

SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER :
STANLY HSU





CLK_VGA_27M_NSS (VGA XTALIN) OPTION		
	G7X	NB8X
R97	147ohm	33 ohm
R105	84.5 ohm	no-stuf
clk. voltage	1.2V	3.3V




FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

PCI_L0M=FCTSEL1				
FCTSEL1(PIN 34)	Pin43	Pin44	Pin47	Pin48
0 = UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc.	27Mout	27M_SSout	SRCT0	SRCC0
GRFX down				





DESIGN ENGINEER :	Sean Kuo
-------------------	-----------------



NV44M

STRAPS	PIN	DESCRIPTION	Value
ROM_TYPE[1:0]	MI0BD10 MI0B_VSYNC	Parallel=00, SERIAL AT25F=01 DEFAULT,Serial SST45VF=10, LPC=11	01
SUB_VENDOR	MIOAD1		0
PEX_PLL_TERM	MIOAD0		0
RAM_CFG[3:0]	FOR GDDR1	8Mx32 DDR monolithic (32bit) 300MHz, 1.8V	1001
		4Mx32 DDR generic (64bit) 1.8V I/O	0100
		4Mx32 DDR generic (32bit) 1.8V I/O	1100
	FOR GDDR3	Infineon 8Mx32 500MHz, 1.8V	0101
		Hynix 8Mx32 500MHz, 1.8V	0111
		Samsung 8Mx32 500MHz, 1.8V	0110
		Infineon 16Mx32 GDDR3 ,1.8V	0001
		Hynix 16Mx32 GDDR3 1.8V	0010
		Samsung 16Mx32 GDDR3 1.8V	0011


Internal Pull-down
MIOAD0, MIOAD6,
MIOAD8, MIOAD9
MIOAD1----SUB_VENDOR
MIOAD0----PEX_PLL_EN_TERM

0, SYSTEM BIOS


MIOAD6----3GIO_ADR_0
MIOAD8----3GIO_ADR_1
MIOAD9----3GIO_ADR_2


[2:0] 001 for NV43/NV44
010 for G7x, NV42

MI0BD4----PCI_DEVID0 1000, G72M
MI0BD5----PCI_DEVID1 0111, G72MV
MI0BD3----PCI_DEVID2
MI0BD11----PCI_DEVID3



M08 HAS REMOVED THIS PORTION
INSTALL OR NOT?






Blank schematic area with grid lines A-D and 1-5.

[illegible][illegible]


Recommended Crystal Specs from Data Sheet:

Normal Frequency : 24.576 Mhz
Frequency Tolerance : +/- 50ppm @ 25C
Driver Level : .1 mW
Load capacitance : 10pF
Equ. Resistance : 50 Ohm Max
Shunt Capacitance : 7.0pF Max




IEEE1394/SD


AVCC_PHY3V_1
AVCC_PHY3V_2
AVCC_PHY3V_3
AVCC_PHY3V_4



R5C833 TQFP128
C.S R5C833 TQFP128
NO. 22



For SD/MS Card Power



<Variant Name>

PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 33 OF 69



DESCRIPTION:
R5C833 - FLASH MEMORY PART

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :

Terry Lin



<Variant Name>

PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 34 OF 69

DESCRIPTION:
R5C833 - IEEE1394 PART












SCHEMATIC FILE NAME :
RELEASE DATE :







<OrgName>


DESIGN ENGINEER :



Terry Lin

Express Card









<Variant Name>

PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 39 OF 69

DESCRIPTION: USB PORT x 2


SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>


DESIGN ENGINEER :
Terry Lin




Touch Pad




Bluetooth



CIR



HALL SENSOR



<Variant Name>

PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 41 OF 69


DESCRIPTION:
TOUCH PAD & BT & CIR & LID

SCHEMATIC FILE NAME :
RELEASE DATE :


<OrgName>

DESIGN ENGINEER :
Terry Lin


HDD activity LED




BT activity LED




Power&Suspend




Sniffer LED driver circuit




Battery status





Sniffer Switch



Hall Switch




WLAN



Layout Note: C pad is used as a Provision For External Power Cycling, Must place C on top to be accessed when Keyboard is removed.

Media Bottom Board LED drive circuit

Media Bottom Board LED drive circuit



Variant Name:

PROJECT: Lanai


REVISION
1.2



DATE: Monday, March 19, 2007
SHEET 42 OF 69

DESCRIPTION:
SWITCH & LED


SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER:
Ivan Chou





GAIN SETTING RESISTORS



Gain1	Gain2	Gain
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB

NOTE: For TPA6040A, pop C487 and C486 (0402 X5R) and no pop R601 and R376. C487 and C486 value should match C494 and C493

TEMPORARY VALUES. FINAL VALUES CHOSEN IN PT PHASE.

NOTE: For TPA6040A, pop C486 and no pop R376

Change to 3.3V_RUN for CPVDD and HPVDD with bead.

VDDA Range = 1.21V ~ 4.85V (SET = 1.23V). If SET = 0 V, VDDA = 4.75V

Note: For TPA6040A, pop R378 and no pop R375

ROUTE VIA TRACE BACK TO TIE POINT.

ROUTE VIA TRACE BACK TO TIE POINT.

<Variant Name>

PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 45 OF 69

DESCRIPTION:

AMP MAX9789




SCHEMATIC FILE NAME :

<OrgName>

DESIGN ENGINEER :

Yihao Yeh

RELEASE DATE :



<Variant Name>

PROJECT: Lanai

REVISION
1.2





DATE: Monday, March 19, 2007
SHEET 46 OF 69

DESCRIPTION: AMP MAX4411 & AUDIO JACKS

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
Yihao Yeh



<Variant Name>

PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 47 OF 69

DESCRIPTION:
LAN BCM5906MKMLG(QFN-68)

SCHEMATIC FILE NAME:
RELEASE DATE:


<OrgName>

DESIGN ENGINEER:
Ivan Chou



+3.3V_LAN Source Guideline:

1. Use +3.3V_SUS if Wake-on-LAN is NOT required out of S4, S5
2. Use +3.3V_SRC if Wake-on-LAN is required out of S4, S5



Per EE schematic checklist item.87: Only support wake up from S3

<Variant Name>

PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 48 OF 69

DESCRIPTION: Magnetics and RJ-45




SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
Ivan Chou



NO. 20



<Variant Name>

PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 50 OF 69


DESCRIPTION: BtoB CON

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :
STANLY HSU






[illegible]

5 Volt +/-5%
Design Current:6.12A
Maximum current:8.74A
OCP point min. :8.82A

3.3 Volt +/-5%
Design Current:6.95A
Maximum current:9.93A
OCP point min. :13.14A



PROJECT: Lanai

REVISION
1.1

DATE:	Monday, March 19, 2007		
SHEET	54	OF	69


DESCRIPTION:
POWER_SYSTEM5V_ALW&3.3V_ALW

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :	JEFF
-------------------	-------------

1.5 Volt +/-5%
 Design Current:3.02A
 Maximum current:4.31A
 OCP point min.: 9.37A



1.05 Volt +/-5%
 Design Current:12.42A
 Maximum current:17.75A
 OCP point min.: 11.91A
 (OCP point typ.: 15.71A)

TOTAL_POWER=90W
-->4.62A

TABLE3		
PIN NAME DIFFERENCES		
PIN	MAXIM	INTERSIL
1	GND	NC
3	REF	VREF
4	CCS	ICOMP
5	CCI	NC
6	CCV	VCOMP
7	DAC	NC
8	IINP	ICM
11	VDD	VDDSMB
14	BATSEL	NC
15	FBSA	VFB
16	FBSB	NC
17	CSIN	CSON
18	CSIP	CSOP
20	DLO	LGATE
21	LDO	VDDP
23	LX	PHASE
24	DHI	UGATE
25	BST	BOOT
"NC" means no-connect		

Charge Current:4.68A
Discharge current:6.6A

TABLE2		
MAXIM & INTERSIL BOM DIFFERENCES		
REF DES	MAXIM	INTERSIL
PR18	8.45K, 0402, 1%	16.0K, 0402, 1%
PC22	0.01uF	No Stuff
PC32	0.1uF, 0402, 10V	No Stuff
PC26	1.0uF, 0603, 10V	No Stuff
PR124	355K, 0402, 1%	215K, 0402, 1%
PR31	0, 0402, 5%	10, 0402, 5%
PR27	0, 0402, 5%	10, 0402, 5%
PC25	No Stuff	0.22uF
PC15	No Stuff	0.22uF
PC28	0.01uF	No Stuff
PC31	0.1uF, 0402, 10V	No Stuff
PC8	220pF, 0402, 50V	No Stuff
PD3	RB751V-40	No Stuff
PC7	3.3nF	No Stuff
PR16	1, 0603, 1%	0, 0603, 5%
PR33	100, 0402, 5%	0, 0402, 5%
PR34	4.7K, 0402, 5%	4.7K, 0402, 5%
PC29	0.01uF	0.01uF
PC27	0.01uF	0.01uF
PD16	1SS355	No stuff
PR134	1K, 0603, 5%	No stuff

TABLE1				
ADAPTOR (W)	TRIP CURRENT (A)	PR32	PR17	PR12
65	3.17	57.6K	13.0K	105
90	4.43	51.1K	17.8K	348
130	6.43	32.4K	20.5K	100
150	7.43	30.9K	24.9K	432
200	9.75	19.1K	28K	301
230	11.28	32.4K	6.49K	115

Note 1: PR24 is populated if ADAPT_TRIP_SET is used to program for the next lower adaptor
ADAPT_TRIP_SET is floating for the higher adaptor, grounded for the lower adaptor
Note 2: 24.9K at PR24 allows the 65W adaptor setting to switch down to 45W. (now is 33.2K for 90W)
Note 3: PR126 must be 5m ohm instead of 10m ohm for the 230W adaptor

PROJECT: Lanai

REVISION: 1.1
SHEET: 57 OF 69


DATE: Monday, March 19, 2007

DESCRIPTION: POWER CHARGER


SCHEMATIC FILE NAME: <OrgName>
RELEASE DATE:

DESIGN ENGINEER: JEFF

1.25Volt +/-5%
Design Current:2.26A
Maximum current:3.23A
OCP point min. : 9.59A



```
Design specs. in default:
Design Current:8.19A
Maximum current:11.7A
OCP point min.:18.97A
```

ASUS CONFIDENTIAL

MODEL NAME : *Elsa*
PCB NO : *???*
ASUS P/N : *???*

Lanai USB Board

REV :1.1(DELL: X01)

MB PCB	
Part Number	Description
DA800004H0L	PCB 908 LA-3071P REV0 M/B

BOM NO. ???
PCB P/N: ???

PROJECT: Lanai


REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 65 OF 69

DESCRIPTION: Cover Page

SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :
Terry Lin




ASUS CONFIDENTIAL

MODEL NAME : *Elsa*

Lanai Modem Board

REV :1.1(DELL: X01)



PROJECT: Lanai

REVISION
1.2


DATE: Monday, March 19, 2007
SHEET 68 OF 69

DESCRIPTION:
BLOCK DIAGRAM


SCHEMATIC FILE NAME :
RELEASE DATE :

DESIGN ENGINEER :
Stanly Hsu

External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently .




Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.




Place ESD diodes as close as USB connector. Semtech SRV05-4 can also be used but the Philips IP42220CZ6 have a lower input C (1pf vs 3pf).

USB daughter board connector





Place one 150uF cap by each USB connector



Each channel is 1A

Consult you ESD Engineer if you think you may need to add ESD Supression Components to your USB lines.
Add PADS ONLY until proven diodes are really needed.

Screw hole



PROJECT: Lanai

REVISION
1.2

DATE: Monday, March 19, 2007
SHEET 69 OF 69

DESCRIPTION:

USB PORT (SINGLE)

SCHEMATIC FILE NAME :
RELEASE DATE :

<OrgName>

DESIGN ENGINEER :

Terry Lin