

Alba Discrete ATI M92-LP gDDR2 Schematics

uFCPGA Mobile Penryn

Intel Cantiga-PM + ICH9M

2009-03-23

REV : SA

DY : Nopop Component

GM : Pop when Cantiga is GM

PM : Pop when Cantiga is PM

G/P : BOM control if Cantiga is PM


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page		
Size	Document Number		Rev		
Custom	Alba Discrete		SB		
Date:	Monday, March 23, 2009		Sheet	1	of 60

ALBA Discrete Block Diagram



Project code : 91.4BK01.001
Part Number : 48.4BK13.0SA
PCB P/N : 09207
Revision : SA

CPU DC/DC ISL6266A 34,35	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC TPS51117 36	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP

SYSTEM DC/DC TPS51125 33	
INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

LDO L6935TR 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN

SYSTEM DC/DC TPS51117 38	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS

SYSTEM DC/DC TPS51117 39	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE



CHARGER MAX8731A 32	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

LDO TPS51100 38	
INPUTS	OUTPUTS
+1.8V_SUS	+V_DDR_MCH_REF +0.9V_DDR_VTT


LDO L6935TR 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.1V_RUN

<Core Design>


DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Block Diagram		
Size Custom	Document Number Alba Discrete	Rev SB
Date: Monday, March 23, 2009	Sheet 2 of 60	




ICH9M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



A
ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1 Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

C
ICH9 Integrated pull-up
and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLEPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

D
Cantiga chipset and ICH9M I/O controller
Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIE	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIE are operating simultaneously via the PEG port
SDVO _CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card





USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Table of Content</i>			
Size	Document Number	Rev	
Custom		<i>SB</i>	
Date:	Monday, March 23, 2009	Sheet	6 of 59

SSID = CLOCK




SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M







<Core Design>

SSID = CPU



Layout Note:
Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".

SSID = MCH




<Core Design>







SSID = MCH

* is current setting








CFG Strap	Low	High
CFG 5	DMI X 2	DMI X 4 *
CFG 6	ITPM enable	ITPM disable *
CFG 7	TLS cipher suite with no confidentiality	TLS cipher suite with confidentiality *
CFG 9	PCIE GFX lane reversed	PCIE GFX lane numbered in order *
CFG 10	PCIE loopback enable	PCIE loopback disable *
CFG 12	ALLZ mode enable	ALLZ mode disable *
CFG 13	XOR mode enable	XOR mode disable *
CFG 16	FSB dynamic ODT disable	FSB Dynamic ODT enable *
CFG 19	Normal operation *	Reverse DMI lanes
DMI Lane Reserved		
CFG 20	Only PCIE or SDVO is operational *	PCIE and SDVO are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO interface disable *	SDVO interface enable
L_DDC_DATA	LFP disable *	LFP card present
DDPC_CTRLDATA	SDVO/iHDMI/DP interface disabled *	SDVO/iHDMI/DP interface enabled



FSB setting



DDR CLK/ CONTROL/COMPENSATION



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga-DMI/CFG(2/6)**

Size: Custom Document Number: **Alba Discrete** Rev: **SB**

Date: Monday, March 23, 2009 Sheet 11 of 59


SSID = MCH



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **Cantiga-DDR(3/6)**
Size: Custom Document Number: **Alba Discrete** Rev: **SB**
Date: Monday, March 23, 2009 Sheet: 12 of 59




Place R1301
close to
MCH within
500 mils.

for Discrete





5
SSID = MCH








SSID = MEMORY

12 M_A_DQS#[7..0] <<>>
 12 M_A_DQ[63..0] <<>>
 12 M_A_DM[7..0] <<>>
 12 M_A_DQS[7..0] <<>>
 12 M_A_A[14..0] <<>>



Height 6.5mm



<Core Design>

DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title: **DDRII-SODIMM SLOT1**

Size: Custom Document Number: **Alba Discrete** Rev: **SB**


Date: Monday, March 23, 2009 Sheet: 16 of 59

SSID = MEMORY




12 M_B_DQS#[7..0] <<< <<<
 12 M_B_DQ[63..0] <<< <<<
 12 M_B_DM[7..0] <<< <<<
 12 M_B_DQS[7..0] <<< <<<
 12 M_B_A[14..0] <<< <<<




12 M_B_BS#2 >>> >>>
 12 M_B_BS#0 >>> >>>
 12 M_B_BS#1 >>> >>>



Height 11mm



SSID = ICH



For MINICARD debug board.

Removed
X01 20081208

Lay Out Close U1801

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-LAN/HDA/SATA/LPC(1/4)**










Size: Custom Document Number: **Alba Discrete** Rev: **SB**

Date: Monday, March 23, 2009 Sheet 18 of 59

SSID = ICH



SSID = ICH



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

ICH9-GPIO/PM/CL(3/4)

Size	
------	--

Document Number	
-----------------	--

Alba Discrete


SB

Date: Monday, March 23, 2009

Sheet 20

59

SSID = AUDIO



(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Alba Discrete

Rev
SB

Date: Monday, March 23, 2009

Sheet 23 of 59

1

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Alba Discrete






Rev
SB

Date: Monday, March 23, 2009

Sheet 24 of 59

1

SSID = LOM



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

Size	Document Number
------	-----------------


Size	Custom
------	--------

Date: Monday, March 23, 2009

Sheet	25	of	59
-------	----	----	----

Rev
SB

A



(Blank)

<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserve)			
Size Custom	Document Number Alba Discrete	Rev S8	
Date: Monday, March 23, 2009	Sheet 27 of 59		

(Blank)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

(Reserve)


Size	Document Number	Rev
Custom	Alba Discrete	SB

Date: Monday, March 23, 2009	Sheet 29 of 59
------------------------------	----------------



SSID = Reset.Suspend



```
SSID = PWR.Support
```



Batt Connector



<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DC IN/BATT CONN/USB CONN**

Size Custom	Document Number Alba Discrete	Rev SE
Date: Monday, March 23, 2009	Sheet 31 of 59	


SSID = Charger


Adaptor In Soft-Start Circuit

$I_d = -9.6A$
 $Q_g = -25nC$
 $R_{ds(on)} = 18 \sim 30m\Omega$
 Layout Trace 250mil

Layout Trace 300mil

$I_d = -9.6A$
 $Q_g = -25nC$
 $R_{ds(on)} = 18 \sim 30m\Omega$
 Layout Trace 300mil







I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH FDV0630-3R3M=P3 TOKO 31mohm Isat =6.9Arms 68.3R31A.10E
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
H/S: FDS8884 SO-8/ 23mohm/30mOhm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS SO-8/ 12mohm/15mOhm@4.5Vgs/ 84.06690.E37

TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OOA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz	EN0	Open	820kΩ to GND	GND
VREG3	300kHz	375kHz	Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit
VREG5	365kHz	460kHz				


Elger

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: DCDC 5V/3D3V (TPS51125)	
Size: Custom	Document Number: Alba Discrete
Date: Monday, March 23, 2009	Sheet 33 of 58


```
SSID = CPU.Regulator
```



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
L/S: SI7636ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037



```
Thermal Design Current = 34A(IMVP6+ Rev:1.35 )
PeakCurrent = 47A
56.4<OCP<66A
```


<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU VCORE POWER(2/2)			
Size	Document Number	Rev	
Custom	Alba Discrete	SB	
Date:	Monday, March 23, 2009	Sheet	35 of 59

SSID = PWR.Plane.Regulator_1p05v




<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DC to DC 1.05V					
Size	Document Number				Rev
Custom	Alba Discrete				SB
Date:	Monday, March 23, 2009				Sheet 36 of 59

SSID = PWR.Plane.Regulator_1p5v/1p1v



Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3712	PR3711	PR3706	PR3704
L6935	DY	ASM	20K	10K
RTXX35	ASM	DY	1K	1.13K
1.5V				




Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3708	PR3709	PR3705	PR3703
L6935	DY	ASM	20K	10K
RTXX35	ASM	DY	1.02K	2.67K
1.1V				



SSID = PWR.Plane.Regulator_gfx




(Blank)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size	Document Number		Rev
Custom	Alba Discrete		SB
Date:	Monday, March 23, 2009		Sheet 40 of 59


SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER




SSID = VIDEO




SSID = LOM

10/100M Lan Transformer

1. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
2. No vias, No 90 degree bends.
3. pairs must be equal lengths.
4. 6mil trace width, 12mil separation.
5. 36mil between pairs and any other trace.
6. Must not cross ground moat, except RJ-45 moat.



RJ45 Connector




X02 20090224




SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync level shift




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
LAN/CRT Connector		
Size	Document Number	Rev
Custom	Alba Discrete	SB
Date:	Monday, March 23, 2009	Sheet 42 of 59


SSID = Wireless

Mini Card Connector(802.11a/b/g/n)




SSID = User.Interface

ITP Connector



+1.05V_VCCP use Decoupling Capacitor close
ITP connector 100 mil (max)



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **MINICARD(WLAN)/ITP CONN**

Size: Custom Document Number: **Alba Discrete** Rev: **SB**

Date: Monday, March 23, 2009 Sheet 43 of 59


SSID = SATA

ODD Connector




SSID = SATA

SATA HDD Connector




SSID = AUDIO

Speaker Connector




SSID = AUDIO

Internal MIC



SSID = Thermal

Fan Connector



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


HDD/ODD/FAN/SPEAKER/MIC			
Size	Document Number	Rev	SB
Custom		Alba Discrete	59
Date:	Monday, March 23, 2009	Sheet	44 of 59

SSID = KBC

Internal KeyBoard Connector




SSID = Touch.Pad



SSID = User.Interface


Bluetooth Module conn.




<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Keyboard/TouchPad/BT			
Size	Document Number	Rev	SB
Custom	Alba Discrete		
Date:	Monday, March 23, 2009	Sheet	45 of 59


SPI FLASH ROM (16M bits)



Power Button LED




Power/Battery LED




Camera Connector

```
SSID = User.Interface
```



SSID = RBATT

RTC Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SPI Flash/LED/Camera/RTC			
Size	Document Number	Rev	
Custom	Alba Discrete	SB	
Date:	Monday, March 23, 2009	Sheet 47 of 59	

(Blank)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Alba Discrete		Rev S8
Date: Monday, March 23, 2009	Sheet 48	of	59

(Blank)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Alba Discrete

Rev
SB


Date: Monday, March 23, 2009

Sheet 49 of 59

1




```
SSID = ExpressCard
```

~~New Card Connector~~



- | | | | |
|----------|---|---------------------|------------|
| AFT50029 | 0 | 1 | PWR LED B# |
| AFT50302 | 0 | 1 | BAT LED B# |
| AFT50301 | 1 | +5V ALW | |
| AFT50300 | 1 | PLT STR CARDREADER# | |
| AFT50299 | 1 | PCIE TXP# NXP#S | |
| AFT50295 | 1 | PCIE TXN# NXR#N#S | |
| AFT50293 | 1 | PCIE IRXP# NTXP#S | |
| AFT50294 | 1 | PCIE IRXN# NTXN#S | |
| AFT50296 | 1 | AUD VREFOUT_B | |
| AFT50300 | 1 | AUD HP1 JACK R | |
| AFT50006 | 1 | AUD HP1 JACK R | |
| AFT50007 | 1 | +3.3V RUN | |
| AFT50009 | 1 | CPUSB# | |
| AFT50005 | 1 | USB PPT7 | |
| AFT50008 | 1 | USB PNT7 | |
| AFT50111 | 1 | AUD EXT MIC L | |
| AFT50110 | 1 | AUD EXT MIC R | |
| AFT50107 | 1 | EXT MIC JD# | |
| AFT50109 | 1 | AUD HP1 JACK R | |
| AFT50104 | 1 | CLK 48M CARD | |
| AFT50102 | 1 | NEWCARD CLKREQ# | |
| AFT50109 | 1 | +3.3V CARD | |
| AFT50105 | 1 | PERS1# | |
| AFT50102 | 1 | +3.3V CARDALX | |
| AFT50201 | 1 | PCIE WAKE# | |
| AFT50106 | 1 | +1.5V CARD | |
| AFT50108 | 1 | SMB DATA | |
| AFT50103 | 1 | SMB CLK | |
| AFT50207 | 1 | USB PNT10 | |
| AFT50208 | 1 | USB PPT10 | |

Lay out close to Chip



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card Board CONN

Size	
Custom	

Document Number




Alba Discrete

SE

Date: Monday, March 23, 2009


Sheet 50 of 59

SSID = USB



X01 20081208

AFTP5104 1 +5V_USB2
AFTP5105 1 USB_P2-
AFTP5106 1 USB_P2+




X01 20081222

SSID = User.Interface


Power Button Board CONN

X01 20090130





AFTP5102 1 KBC_PWRBTN#_IN
AFTP5112 1 POWER_SW_LED_B

AFTP5111 1 +3.3V_ALW
AFTP5109 1 LID_CLOSE#_1





X01 20090109




<Core Design>



Removed
X01 20081208



X01 20081215





SSID = VIDEO

U5301A

1 OF 7

PCI EXPRESS INTERFACE



X01 20081208

CALIBRATION
PCIE_CALRP
PCIE_CALRN



U5301F


6 OF 7

LVDS CONTROL


VARY_BL
DIGON




TXCLK_UP_DPF3P
TXCLK_UN_DPF3N




TXOUT_U0P_DPF2P
TXOUT_U0N_DPF2N




TXOUT_U1P_DPF1P
TXOUT_U1N_DPF1N



TXOUT_U2P_DPF0P
TXOUT_U2N_DPF0N




TXOUT_U3P
TXOUT_U3N




LVTMDP


TXCLK_LP_DPE3P
TXCLK_LN_DPE3N




TXOUT_L0P_DPE2P
TXOUT_L0N_DPE2N



TXOUT_L1P_DPE1P
TXOUT_L1N_DPE1N



TXOUT_L2P_DPE0P
TXOUT_L2N_DPE0N



TXOUT_L3P
TXOUT_L3N




<Core Design>




Title		VGA-PCIE/LVDS(1/4)	
Size	Document Number	Rev	SB
Custom	ALBA Discrete		
Date:	Monday, March 23, 2009	Sheet	53 of 59

SSID = VIDEO



SSID = VIDEO




Part	M92	Version
A11	Staff	Staff
A12	Staff	Staff
R5401	No staff	Staff
Q5106	Staff	No staff
R5402	Staff	No staff
R5403	No staff	No staff
Q5107	Staff	No staff
C5384	No staff	No staff

SSID = VIDEO





57.58 MDA[0..63] <<

(0.5 * VDDR1) (for SST1-1.8/SST1-2/DDR2)
(0.7 * VDDR1) (for GDDR3/GDDR4)

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



MEMORY INTERFACE




ATI RESERVED CONFIGURATION STRAPS			
ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
GPIO3 , H2SYNC , V2SYNC			
PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			
If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1	
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number
128MB	x000	ST Microelectronics	M25P05A
256MB	x001		M25P10A
64MB	x010		M25P20
32MB	x		M25P40
512MB	x		M25P80
1GB	x	Chingis (formerly PMC)	Pm25LV512A
2GB	x		Pm25LV010A
4GB	x		


STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB	GPIO0	Transmitter Power Savings Enable V 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN	GPIO1	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO2	V 0 = Advertises the PCI-E device as 2.5Gt/s 1 = Advertises the PCI-E device as 5Gt/s
BIF_CLK_PM_EN	GPIO8	V 0= Disable CLKREQ# power management capability 1= Enable CLKREQ# power management capability
ROMIDCFG[3:0]	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1]	VGA_HSYNC	AUD[1:0]
AUD[0]	VGA_VSYNC	V 00: No audio function 01: Audio for DisplayPort and HDMI (if adapter is detected) 10: Audio for DisplayPort only 11: Audio for both DisplayPort and HDMI

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVPDATA(23:20)	MEMORY TYPE, MAKE AND SIZE INFO 0000 - gDDR2 ---- 0001 - gDDR2 640x16 HYNIX 0010 - gDDR2 640x16 SAMSUNG 0011 - gDDR2 320x16 HYNIX 0100 - gDDR2 320x16 SAMSUNG

SSID = VIDEO



SSID = VIDEO



Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	18, 46 52, 42	2008/12/08	DELL	Remove Modem function.	Remove MDC schematics, holding, stand off.	X01
2	19, 53	2008/12/08	Wistron	Reserve PLT_RST# for GPU PCIE reset.	Add R1913 (DY), R5305 (DY).	X01
3	25	2008/11/26	Realtek	Power down sequence issue, request by vendor.	Change R2506 to 1K ohm.	X01
4	25	2008/12/18	KDS	Follow crystal vendor test report.	Change C2501 to 18pF. C2502 to 15pF.	X01
5	26	2008/12/08	Wistron	MB version ID change.	Pop R2609, depop R2608.	X01
6	38	2008/12/08	Wistron	AMD power regulator issue.	Change 1.8V, 0.9V power regulator.	X01
7	42	2008/12/08	Wistron	Follow ME connector list for touch pad connector.	Change TPAD1.	X01
8	46, 51	2008/12/08	Wistron	Follow ME connector list for USB connector.	Change USB1, USB2 and CON4.	X01
9	30, 33	2008/12/15	Wistron	MOSFET can not fully trun on issue.	Add +15V_ALW power circuits. And modify 3.3V_RUN, 5V_RUN enable circuits.	X01
10	8, 28	2008/12/15	Wistron	Thermal sensor order changed because DTS still have accuracy problem.	Change EMC2102 first channel to CPU internal diode. Change channel to GPU inernal diode.	X01
11	15	2008/12/15	Wistron	Cantiga power rating issue.	Add R1507.	X01
12	26, 54	2008/12/15	Wistron	AMD CTF glitch issue.	Reserve KBC GPIO27, Add R2639.	X01
13	40	2008/12/15	Wistron	Add panel self test for factory.	Add D4002, Pop R2638.	X01
14	32	2008/12/15	Wistron	Prevent leakage from KBC.	Change PR3203 pull high from +3.3V_ALW to +3.3V_RTC_LDO.	X01
15	44, 52 51, 47	2008/12/15	Wistron	Modify based on EMI test result.	POP EC5203 C5212 EC5202 C5211 C5213 EC5206 EC5201 EC5208 and POP EC4701 EC4702 EC4401 EC4402 EC4403 EC4404 EC5101 with 22P-Varistor	X01
16	41	2008/12/18	Wistron	LCD power sequence issue.	Change +LCD_VDD power produce solution.	X01
17	41	2008/12/19	Wistron	CMO LCD white screen issue.	Add R4108 (DY).	X01
18	46, 51	2008/12/19	Wistron	Add ESD diode for USB Port.	Add D4601, D4602, D5101.	X01
19	39	2008/12/29	Wistron	GFX CORE glitch issue.	Add PD3902, PD3903, PR3910, PR3915. Change PC3915, PC3916 to 0.047uF.	X01
20	50	2008/12/29	Wistron	Follow ME connector list for Express card board.	Change CON2 to 20.F1400.050.	X01

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Change List		
Size	Document Number				Rev
A3	Alba Discrete				SB
Date: Monday, March 23, 2009			Sheet 59 of 60		

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
21	9	2009/01/06	Wistron	Power team request for CPU core measurement.	Add PG901,PG902. Pop C901 and depot C902.	X01
22	26	2009/01/08	Wistron	Keyboard detect issue.	Pop R2625.	X01
23	44,51	2009/01/08	Wistron	Change new connector.	Change HDD1 and CON5.	X01
24	8	2009/01/12	Wistron	For better GTL reference voltage.	Pop C802.	X01
25	30,36 37,38	2009/01/12	Wistron	Add discharge circuit for GPU powers.	Add R3016,Q3006,R3015,Q3003,Q3702,R3702 R3703,D3802,R3802,C3802.	X01
26	22,26	2009/01/13	IDT	For pop noise on YC version codec.	Add Q2201,Q2202,R2219. Add GPIO33 for HP_MUTE.	X01
27	33	2009/01/13	Wistron	For +15V_ALW issue. Prevent higher than 20V.	Add PD3303,PC3301.	X01
28	51	2009/01/30	Wistron	ESD protection concern.	Change R5106 to 33ohm.	X01
29	39	2009/01/30	Wistron	For GFX_CORE overshoot and undershoot issue.	Pop R3921,R3922. Depop R3920,R3923.	X01
30	18,26	2009/02/19	Wistron	Prevent 32768Hz crystal no oscillation from flux.	Change C1807,C1806,C2607,C2608 to 0603 size.	X02
31	22	2009/02/26	IDT	For codec pop noise issue.	Change C2204 to 2.2uf. Add Q2201,Q2202,Q2203, Q2204,Q2205. Move R2218,R2220 to main board.	X02
32	26	2009/02/26	Wistron	Change Board ID and add VRAM type select pin.	Change board ID to 010,Add GPIO5 for VRAM type	X02
33	30	2009/03/02	Wistron	+3.3V_ALW drop issue.	Add C3005.	X02
34	31,42, 44,45	2009/02/19	Wistron	Connector change request by ME.	Change RJ45,DCIN,FAN,SPEAKER connectors.	X02
35	41	2009/02/19	Wistron	LCD white screen issue.	Pop R4108.	X02
36	31,32	2009/03/02	Wistron	Power team request.	Change PD3107 to 1SMB22AT3G. Change PC3208, PC3209 to X7R.	X02
37	52	2009/03/05	Wistron	Reserve capacitors and springs for EMI.	Add location for SPR5206~SPR5209 and EC5210~EC5213.	X02
38	26	2009/03/09	Wistron	No need to support keyboard detect function.	Depop R2625.	X02
39	22	2009/03/09	Wistron	For PC_BEEP sound volume issue.	Modify R2203 to 120Kohm.	X02
40	33	2009/03/10	Wistron	+15V_ALW issue.	Depop PD3303.	X02

<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		Change List	
		Title Size A3 Document Number Date: Monday, March 23, 2009	Rev SB Sheet 60 of 60