

Alba UMA Schematics
uFCPGA Mobile Penryn
Intel Cantiga-GM + ICH9M

2009-04-06

REV : -1

DY : Nopop Component

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
Custom

Document Number

Alba UMA

Rev
-1

Date: Monday, April 06, 2009

Sheet 1 of 61

ALBA UMA Block Diagram

Clock Generator
SLG8SP513VTR 7

Intel Mobile CPU
Penryn
Socket P 8,9

Project code : 91.4BK01.001
Part Number : 48.4BK04.0SA
PCB P/N : 08243
Revision : SA

PCB LAYER

L1: Top
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Signal
L7: GND
L8: Bottom

ISL6266A/CPU_CORE 34,35	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

TPS51117/1.05V 36	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VCCP




TPS51125/3V, 5V 33	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

TPS51116/1.8V, 0.9V 38	
INPUTS	OUTPUTS
+PWR_SRC	+1.8V_SUS +0.9V_DDR_VTT +V_DDR_MCH_REF

L6935TR/1.5V 37	
INPUTS	OUTPUTS
+1.8V_SUS	+1.5V_RUN



MAX8731A/CHARGER 32	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

RUN PWR/3V, 5V 30	
INPUTS	OUTPUTS
+5V_ALW +3.3V_ALW	+5V_RUN +3.3V_RUN




Alba UMA


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Block Diagram		
Size Custom	Document Number Alba UMA	Rev -1
Date: Monday, April 06, 2009	Sheet 2	of 61




ICH9M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1 Rising Edge of PWROK.	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC (Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of PRC.PC (Config Registers: Offset 224h).
GNT2#/ GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of PRC.PC2 (Config Registers: Offset 224h).
GPIO20	Reserved.	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK.	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/ GPIO55	Top-Block Swap override. Rising Edge of PWROK.	Sampled low: Top-Block Swap mode (inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers: Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disable. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of CLPWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR (Device 28: Function 0:Offset D8).
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode (ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap. Rising Edge of PWROK.	Sampled low: the Flash Descriptor Security will be overridden. If high, the security measures will be in effect. This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9 Integrated pull-up
and pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLEPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native GLAN_DOCK# functionality and determined by LAN controller.
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO20	PULL-DOWN 20K
GPIO49	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0] [P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller
Hub strapping configuration

Montevina Platform Design guide 22339 Rev.0.5

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled (Note 2) 1 = The iTPM Host Interface is disabled (default)
CFG7	Intel Management engine crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (Default)
CFG9	PCIE Graphics Lane	0 = Reserved Lanes, 15->0, 14->1 ect.. 1 = Normal operation (Default): Lane Numbered in Order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disable (Default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enable (Note 3) 11 = Disabled (Default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation (Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode [MCH->ICH]: (3->0, 2->1, 1->2 and 0->3) DMI x2 mode [MCH->ICH]: (3->0, 2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIE is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO _CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present; PCIE disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
- iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing

LANE2	MiniCard WLAN
LANE3	LAN
LANE5	New Card







USB Table

USB	
Pair	Device
0	USB1
1	USB2
2	USB3
3	RESERVED
4	MINI CARD
5	RESERVED
6	BLUETOOTH
7	NEW CARD
8	RESERVED
9	RESERVED
10	Card Reader
11	CAMERA


Alba UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size	Document Number	Rev	
Custom	Alba UMA	-1	
Date:	Monday, April 06, 2009	Sheet	6 of 61

SSID = CLOCK



SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M



Alba UMA


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock Generator SLG8SP513VTR**

Size Document Number
Custom **Alba UMA**

Date: Monday, April 06, 2009 Sheet 7 of 61

5
SSID = CPU




Layout Note:
Comp0, 2 connect with $Z_0=27.4$ ohm, make
trace length shorter than 0.5".
Comp1, 3 connect with $Z_0=55$ ohm, make
trace length shorter than 0.5".



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


SSID = CPU




SSID = MCH

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH
500 mil (MAX)



H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place R1001 near to the chip (< 0.5")



U1001A

1 OF 10

H_A#35..3]

8 H_D#63..0] <<<>>> H_D#63..0]

H_D#0 F2
H_D#1 G8
H_D#2 F8
H_D#3 G2
H_D#4 G2
H_D#5 H6
H_D#6 H2
H_D#7 F6
H_D#8 D4
H_D#9 H3
H_D#10 M3
H_D#11 M11
H_D#12 J1
H_D#13 J2
H_D#14 N12
H_D#15 J6
H_D#16 L2
H_D#17 L2
H_D#18 R2
H_D#19 N9
H_D#20 L6
H_D#21 M5
H_D#22 J3
H_D#23 N2
H_D#24 R1
H_D#25 N5
H_D#26 N6
H_D#27 P13
H_D#28 N8
H_D#29 L7
H_D#30 N10
H_D#31 M3
H_D#32 Y3
H_D#33 AD14
H_D#34 Y6
H_D#35 Y10
H_D#36 Y12
H_D#37 Y14
H_D#38 W2
H_D#39 AA8
H_D#40 AA8
H_D#41 Y9
H_D#42 AA13
H_D#43 AA9
H_D#44 AA11
H_D#45 AD11
H_D#46 AD10
H_D#47 AD13
H_D#48 AE12
H_D#49 AE9
H_D#50 AA2
H_D#51 AD8
H_D#52 AA3
H_D#53 AD3
H_D#54 AD7
H_D#55 AE14
H_D#56 AE3
H_D#57 AC1
H_D#58 AE3
H_D#59 AC3
H_D#60 AE11
H_D#61 AE8
H_D#62 AG2
H_D#63 AD6

HOST

H_A#_3
H_A#_4
H_A#_5
H_A#_6
H_A#_7
H_A#_8
H_A#_9
H_A#_10
H_A#_11
H_A#_12
H_A#_13
H_A#_14
H_A#_15
H_A#_16
H_A#_17
H_A#_18
H_A#_19
H_A#_20
H_A#_21
H_A#_22
H_A#_23
H_A#_24
H_A#_25
H_A#_26
H_A#_27
H_A#_28
H_A#_29
H_A#_30
H_A#_31
H_A#_32
H_A#_33
H_A#_34
H_A#_35

H_ADS#
H_ADSTB#_0
H_ADSTB#_1
H_BNR#
H_BPR#
H_BREQ#
H_DEFER#
H_DBSV#
HPLL_CLK
HPLL_CLK#
H_DPWR#
H_DRDY#
H_HIT#
H_HITM#
H_LOCK#
H_TRDY#

H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3
H_DSTBN#_0
H_DSTBN#_1
H_DSTBN#_2
H_DSTBN#_3
H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4
H_RS#_0
H_RS#_1
H_RS#_2

A14 H_A#3
C15 H_A#4
F16 H_A#5
H13 H_A#6
C18 H_A#7
M16 H_A#8
J13 H_A#9
P16 H_A#10
R16 H_A#11
N17 H_A#12
M13 H_A#13
E17 H_A#14
P17 H_A#15
F17 H_A#16
G20 H_A#17
B19 H_A#18
H16 H_A#19
E20 H_A#20
H16 H_A#21
J20 H_A#22
L17 H_A#23
A17 H_A#24
B17 H_A#25
L16 H_A#26
C21 H_A#27
J17 H_A#28
H20 H_A#29
R18 H_A#30
K17 H_A#31
B20 H_A#32
F21 H_A#33
K21 H_A#34
L20 H_A#35

H_DINV#3..0] <<<>>> H_DINV#3..0] 8
H_DSTBN#3..0] <<<>>> H_DSTBN#3..0] 8
H_DSTBP#3..0] <<<>>> H_DSTBP#3..0] 8
H_REQ#4..0] <<<>>> H_REQ#4..0] 8
H_RS#2..0] <<<>>> H_RS#2..0] 8

Alba UMA




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

* is current setting




SSID = MCH



Alba UMA




SSID = MCH



Alba UMA



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taichung 301, Taiwan, R.O.C.

Title: **Cantiga-GND/LVDS/VGA(6/6)**
Size: C Document Number: **Alba UMA** Rev: -1
Date: Monday, April 06, 2009 Sheet: 13 of 91



SSID = MEMORY




12 M_B_DQS#[7..0] <<<
 12 M_B_DQ[63..0] <<<
 12 M_B_DM[7..0] <<<
 12 M_B_DQS[7..0] <<<
 12 M_B_A[14..0] <<<



12 M_B_BS#2 >>>
 12 M_B_BS#0 >>>
 12 M_B_BS#1 >>>

M_B A0	102	A0
M_B A1	101	A1
M_B A2	100	A2
M_B A3	99	A3
M_B A4	98	A4
M_B A5	97	A5
M_B A6	96	A6
M_B A7	95	A7
M_B A8	94	A8
M_B A9	93	A9
M_B A10	92	A10/AP
M_B A11	91	A11
M_B A12	90	A12
M_B A13	89	A13
M_B A14	88	A14
M_B BS#2	85	A15/BA2
M_B BS#0	107	BA0
M_B BS#1	106	BA1
M_B DQ0	5	DQ0
M_B DQ1	7	DQ1
M_B DQ2	17	DQ2
M_B DQ3	19	DQ3
M_B DQ4	4	DQ4
M_B DQ5	6	DQ5
M_B DQ6	14	DQ6
M_B DQ7	16	DQ7
M_B DQ8	23	DQ8
M_B DQ9	25	DQ9
M_B DQ10	35	DQ10
M_B DQ11	37	DQ11
M_B DQ12	20	DQ12
M_B DQ13	22	DQ13
M_B DQ14	36	DQ14
M_B DQ15	38	DQ15
M_B DQ16	43	DQ16
M_B DQ17	45	DQ17
M_B DQ18	55	DQ18
M_B DQ19	57	DQ19
M_B DQ20	44	DQ20
M_B DQ21	46	DQ21
M_B DQ22	58	DQ22
M_B DQ23	61	DQ23
M_B DQ24	63	DQ24
M_B DQ25	73	DQ25
M_B DQ26	75	DQ26
M_B DQ27	62	DQ27
M_B DQ28	64	DQ28
M_B DQ29	74	DQ29
M_B DQ30	76	DQ30
M_B DQ31	123	DQ31
M_B DQ32	125	DQ32
M_B DQ33	135	DQ33
M_B DQ34	137	DQ34
M_B DQ35	124	DQ35
M_B DQ36	126	DQ36
M_B DQ37	134	DQ37
M_B DQ38	136	DQ38
M_B DQ39	141	DQ39
M_B DQ40	143	DQ40
M_B DQ41	151	DQ41
M_B DQ42	153	DQ42
M_B DQ43	140	DQ43
M_B DQ44	142	DQ44
M_B DQ45	152	DQ45
M_B DQ46	154	DQ46
M_B DQ47	157	DQ47
M_B DQ48	159	DQ48
M_B DQ49	173	DQ49
M_B DQ50	175	DQ50
M_B DQ51	158	DQ51
M_B DQ52	160	DQ52
M_B DQ53	174	DQ53
M_B DQ54	176	DQ54
M_B DQ55	179	DQ55
M_B DQ56	181	DQ56
M_B DQ57	183	DQ57
M_B DQ58	185	DQ58
M_B DQ59	187	DQ59
M_B DQ60	189	DQ60
M_B DQ61	191	DQ61
M_B DQ62	193	DQ62
M_B DQ63	194	DQ63
M_B DQS#0	110	DQS0#
M_B DQS#1	290	DQS1#
M_B DQS#2	49	DQS2#
M_B DQS#3	68	DQS3#
M_B DQS#4	129	DQS4#
M_B DQS#5	140	DQS5#
M_B DQS#6	160	DQS6#
M_B DQS#7	180	DQS7#
M_B DQS#0	13	DQS0
M_B DQS#1	31	DQS1
M_B DQS#2	51	DQS2
M_B DQS#3	70	DQS3
M_B DQS#4	131	DQS4
M_B DQS#5	148	DQS5
M_B DQS#6	169	DQS6
M_B DQS#7	188	DQS7
M_ODT2	114	ODT0
M_ODT3	119	ODT1
VREF	1	VREF
VSS	2	VSS
NP1	NP1	NP1
NP2	NP2	NP2
DDR2-200P-33-GP		

Height 11mm



Alba UMA






DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2-SODIMM SLOT2**


Size: Custom Document Number: **Alba UMA** Rev: **-1**

Date: Monday, April 06, 2009 Sheet: 17 of 61


SSID = ICH










For MINICARD debug board.



SSID = ICH






SSID = ICH




CLK Gen Select(Not Strap Pin)

CLK Gen select		
	CLK_SEL0	CLK_SEL1
Disable	X	X
Seligo	1	1
Realtek	1	0
ICS	0	1



SSID = ICH

*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail



A00-0402

A00-0402

A00-0402

A00-0402

A00-0402

A00-0402

A00-0402

Alba UMA


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-POWER(4/4)**

Size	Document Number	Rev
Custom	Alba UMA	-1

Date: Monday, April 06, 2009 Sheet 21 of 61

SSID = AUDIO



(Blank)

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

Custom


Alba UMA

-1

Date: Monday, April 06, 2009

Sheet 23 of 61

(Blank)



(Blank)

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Alba UMA


Rev
-1

Date: Monday, April 06, 2009


Sheet 27 of 61

SSID = Thermal


Layout notice :
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.



Layout notice :
Both DN2 and DP2 routing 10 mil
trace width and 10 mil spacing.



32K suspend clock output




GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

ALBA X00

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

Lay out close to SKT2 (CPU socket)



ALBA X00




Alba UMA


DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal/Fan Controller EMC2102			
Size Custom	Document Number		Rev -1
Date: Monday, April 06, 2009	Sheet 28 of 61		

(Blank)

SSID = Reset.Suspend




X01-1215





Alba UMA

SSID = PWR.Support

DCin CONN




Batt Connector




Alba UMA

SSID = Charger





SSID = CPU.Regulator




```
SSID = CPU.Regulator
```




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
L/S: SI7636ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037




SSID = PWR.Plane.Regulator_1p05v




A00-0402



A00-0402



A00-0402



Design Current = 16.34A
Peak Current = 20.42A
22.46A<OCP<26.5A

$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.88UH FDU1040D-R88M=P3 TOKO DCR:2.3mohm Isat =22.2Arms 68.R8810.10B
O/P cap: 330U 2.5V PSLV0B337M(15) 15mOhm 2.886Arms NEC_TOKIN/ 77.C3371.10L
H/S: SI7686DP/ POWERPAK-8/ 14mOhm/ 4.5Vgs/ 84.07686.037
L/S: SI7636ADP/ POWERPAK-8/ 4.8mOhm/ 4.5Vgs/ 84.07636.037
Switching freq-->350KHz

Alba UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DC to DC 1.05V**

Size	Document Number	Rev
Custom	Alba UMA	-1


Date: Monday, April 06, 2009 Sheet 36 of 61

SSID = PWR.Plane.Regulator_1p5v/1p1v

Vendor	PIN6	PIN11	PIN20
L6935	VBIAS	N.C.	SS
RTXX35	N.C.	VBIAS	N.C.

Vendor	PR3712	PR3711	PR3706	PR3704
L6935	DY	ASM	20K	10K
RTXX35	ASM	DY	1K	1.13K
			1.5V	



20,26,28,30,36,38,39,50 PM_SLP_S3# >>



Alba UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title DC to DC L6935 1.5V / L6935 1.1V	
Size Custom	Document Number	Rev -1	
Date: Monday, April 06, 2009		Sheet 37 of 61	

TI TPS51116 for 1.8V and 0.9V



VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	$1.5\text{ V} < \text{VVDDQ} < 3\text{ V}$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH FDVE1040-2R2M=P3 TOKO DCR:6.8mohm Isat =14.5Arms 68.2R21B.10M
O/P cap: 330U 2.5V PS1V0E337M(15) 15mohm 2.886Arms Panasonic/79.33719.L01
H/S: FDS8880 SO-8/ 9.6mOhm/12mohm @4.5Vgs/ 84.08880.037
L/S: FDS86752 SO-8/ 5.3mOhm/7.0mohm@4.5Vgs/ 84.08672.A3784.07636.037

Design Current = 10.8A
Peak Current = 14.7A
16.17A < OCP < 19.11A

X02-0219

SSID = PWR.Plane.Regulator_gfx

Altair Design

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VGA_CORE			
Size A3	Document Number Alba UMA		Rev -1
Date: Monday, April 06, 2009	Sheet 39	of 61	


(Blank)

Alba UMA

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
(Reserve)					
Size	Document Number				Rev
Custom	Alba UMA				-1
Date:	Monday, April 06, 2009			Sheet	40 of 61


SSID = VIDEO

LVDS CONNECTOR




SSID = Inverter

INVERTER POWER



SSID = VIDEO



Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

LCD/Inverter Connector

Size	Document Number
------	-----------------

Alba UMA

Rev

Date: Monday, April 06, 2009


Sheet 4

Sheet 4


61

SSID = LOM

10/100M Lan Transformer




RJ45 Connector






SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.




Hsync & Vsync level shift



SSID = Wireless


Mini Card Connector(802.11a/b/g/n)




```
SSID = User.Interface
```

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.



```
+1.05V_VCCP use Decoupling Capacitor close
ITP connector 100 mil ( max )
```




Alba UMA



Title			
MINICARD(WLAN)/ITP CONN			
Size	Document Number	Rev	
Custom	Alba UMA	-1	
Date: Monday, April 06, 2009	Sheet 43	of	61


SSID = SATA

ODD Connector




SSID = SATA

SATA HDD Connector




SSID = AUDIO

Speaker Connector




SSID = AUDIO

Internal MIC



SSID = Thermal


Fan Connector




Alba UMA

SSID = KBC

Internal KeyBoard Connector




SSID = Touch.Pad



SSID = User.Interface

Bluetooth Module conn.




Alba UMA

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,		Taipei Hsien 221, Taiwan, R.O.C.	
Title			
KeyBoard/TouchPad/BT			
Size	Document Number	Sheet	Rev
Custom	Alba UMA	45	-1
Date: Monday, April 06, 2009		Sheet 45 of 61	

SSID = Modem


X01-1204

USB Power




SSID = Flash.ROM

SPI FLASH ROM (16M bits)




SSID = User.Interface

Power Button LED




Power/Battery LED




Camera Connector

```
SSID = User.Interface
```



SSID = RBATT

RTC Connector



Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
SPI Flash/LED/Camera/RTC			
Size	Document Number	Rev	
Custom	Alba UMA	-1	
Date: Monday, April 06, 2009		Sheet 47 of	61

(Blank)

Alba UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size	Document Number		Rev
Custom	Alba UMA		-1
Date:	Monday, April 06, 2009		Sheet 48 of 61

(Blank)

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom

Document Number
Alba UMA


Rev
-1

Date: Monday, April 06, 2009

Sheet 49 of 61



SSID = ExpressCard

New Card Connector



X01-0106

AFTP5029	1	PWR_LED_B#
AFTP5032	1	BAT_LED_B#
AFTP5031	1	+5V_ALW
AFTP5030	1	PLT_RST_CARDREADER#
AFTP5028	1	PCIE_ITXP5_NRXPS
AFTP5025	1	PCIE_ITXN5_NRXNS
AFTP5021	1	PCIE_IRXP5_NTXPS
AFTP5024	1	PCIE_IRXN5_NTXNS
AFTP5026	1	AUD_VREFOUT_B
AFTP5004	1	AUD_HP1_JACK_L
AFTP5006	1	AUD_HP1_JACK_R
AFTP5007	1	+3.3V_RUN
AFTP5008	1	CPUSB#
AFTP5005	1	USB_PP7
AFTP5008	1	USB_PN7
AFTP5011	1	AUD_EXT_MIC_L
AFTP5010	1	AUD_EXT_MIC_R
AFTP5011	1	EXT_MIC_JD#
AFTP5013	1	AUD_HP1_JD#
AFTP5014	1	CLK_48M_CARD
AFTP5012	1	NEWCARD_CLKREQ#
AFTP5018	1	+3.3V_CARD
AFTP5015	1	PERST#
AFTP5022	1	+3.3V_CARDAUX
AFTP5021	1	PCIE_WAKE#
AFTP5016	1	+1.5V_CARD
AFTP5018	1	SMB_DATA
AFTP5003	1	SMB_CLK
AFTP5021	1	USB_PN10
AFTP5028	1	USB_PP10






+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

Alba UMA




DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Express Card Board CONN			
Size	Document Number	Rev	
Custom			-1
Date: Monday, April 06, 2009		Sheet	50 of 61

SSID = USB











SSID = User.Interface

Power Button Board CONN



Alba UMA



SSID = VIDEO

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA-PCIE/LVDS(1/4)

Size
Custom

Document Number
Alba UMA

Rev
-1

Date: Monday, April 06, 2009

Sheet 53 of 61

SSID = VIDEO

Aba UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VGA-TV/CRT/DP PORT			
Size C	Document Number Aiba UMA		Rev -1
Date: Monday, April 06, 2009			
Sheet 54		of 61	

SSID = VIDEO

Alba UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-POWER/GND(3/4)			
Size	Document Number	Rev	
A2	Alba UMA	1	
Date: Monday, April 06, 2009		Sheet	65 of 61

SSID = VIDEO

Alba UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshien, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
VGA-MEMORY/STRAPS(4/4)			
Size	Document Number		Rev.
A2	Alba UMA		1
Date: Monday, April 06, 2009		Sheet 66	of 61

SSID = VIDEO

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VRAM

Size
Custom

Document Number
Alba UMA

Rev
-1

Date: Monday, April 06, 2009

Sheet 57 of 61

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	20,26	2008/11/03	Wistron	UMA no need.	ICH gpio6 NC,KBC gpio45 NC,Remove R2030,R2635	X01
2	34	2008/11/19	Wistron	LoadLine is too low.	Change PR3431 to 3.48K ohm.	X01
3	25	2008/11/25	Realtek	Prevent for capacitance effect.	Change R2506 to 1K ohm.	X01
4	22	2008/11/27	IDT	PC beep issue.	Change R2203,R2206 to 10K ohm. Add R2218,R2219.	X01
5	26	2008/11/27	Wistron	MB version changed.	Change R2609 pop,R2608 dummy.	X01
6	15	2008/11/27	Wistron	Reserve +3.3V_RUN trace.	Add R1518.	X01
7	25	2008/12/18	KDS	Follow crystal vendor test result.	Change C2501 to 18pF,C2502 to 15pF	X01
8	18,46,52	2008/12/04	Dell	Remove MDC function.	Remove MDC schematics,holding,stand off.	X01
9	46	2008/12/04	Wistron	ID modify,Change USB connector.	Change USB connector from one dual port to two single port.(22.10218.T51)	X01
10	45	2008/12/04	Wistron	Change touch pad connector.	Change touch pad connector to 20.K0179.004	X01
11	42	2008/12/08	Wistron	Change RJ45 connector.	Change RJ45 connector to 22.10177.C81	X01
12	33	2008/12/15	Wistron	Add 15_ALW Schematics.	Add 15_ALW Schematics.	X01
13	30	2008/12/15	Wistron	Modify 3V 5V schematics.	Modify 3V 5V schematics.	X01
14	22	2008/12/15	Wistron	Dianoetic mode sound is too slow.	Modify PC Deep schematics.	X01
15	26,41	2008/12/15	Wistron	For Panel Test.	Add LCD_TST_EN for panel test. R2638 POP.	X01
16	52	2008/12/15	Wistron	EMI issue.	Add SPR5201.	X01
17	28	2008/12/15	Wistron	Rename trace name.	Rename T8_THERMDC and T8_THERMDA.	X01
18	41	2008/12/17	Wistron	CMO panel white screen issue.	Reseve R4108.	X01
19	41	2008/12/18	Wistron	LCD Power Sequence Issue.	Modify LCD Power schematics. Change LCD CONN part.	X01
20	52	2008/12/18	Wistron	EMI Issue.	Add SPR5202.	X01
21	42	2008/12/19	Wistron	CRT R.G.B EA test issue.	Change bead to 47ohm and depop capacitors for pi filter.	X01
22	32	2008/12/10	Wistron	Prevent leakage from KBC.	Change PR3203 pull high from +3.3V_ALW to +3.3V_RTC_LDO.	X01

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
23	44, 52 51, 47	2008/12/15	Wistron	Modify based on EMI test result.	EC5203/C5212/EC5202/C5211/C5213/EC5206/EC5201/EC5208 use 0.1u-Cap EC4701/EC4702/EC4401/EC4402/EC4403/EC4404/EC5101 use 22P5V-Varistor POWER_SW_LED_B add one 22P5V-Varistor Add EC5209 0.1uF cap.	X01
24	20, 42, 46	2008/12/23	Wistron	Layout request.	Swap TR4602, RN2001, RN4202, TR4601 net.	X01
25	46, 51	2008/12/23	Wistron	For EMI request.	Add D4601, D4602, D5101	X01
26	52	2009/01/05	Wistron	Reserve 3 Spring.	Add SPR5203, SPR5204, SPR5205.Dummy SPR5202.	X01
27	15	2008/12/30	Wistron	Remove R1515.For layout get good performance.	Remove R1515, change R1549 to 2.2uF.	X01
28	50	2009/01/06	Wistron	Change CON2 connector.	Change CON2 connector to 20.F1400.050.	X01
29	9	2009/01/06	Wistron	For VCC_CORE sense.	Add PG901, PG902. Dummy C925, Pop C901	X01
30	47, 52	2009/01/06	Wistron	For EMI request.	Reserve EC4704, EC5210, EC5211, EC5212, EC5213, EC5214	X01
31	26	2009/01/06	Wistron	Keyboard detect.	Pop R2625.	X01
32	52	2009/01/08	Wistron	For EMI request.	Reserve EC5215 for +5V_RUN	X01
33	44, 51	2009/01/08	Wistron	Change HDD1, CON5 connector.	Modify HDD1, CON5 symbol.	X01
34	51	2009/01/09	Wistron	CON5 symbol layout concern.	Change CON5 pin5 to GND, pin7 to NC.	X01
35	45	2009/01/09	Wistron	Touch pad cable change.	Modify TPAD1 pin define.	X01
36	52	2009/01/12	Wistron	For EMI request.	Reserve EC5216.	X01
37	8	2009/01/12	Wistron	GTL issue.	Pop C802.	X01
38	22	2009/01/13	Wistron	Pop noise.	Add KBC GPIO33.	X01
39	51	2009/01/13	Wistron	KBC burn issue.	Change R5106 to 33 ohm.	X01
40	41	2009/02/19	Wistron	CMO panel white screen issue.	Pop R4108.	X02
41	26	2009/02/19	Wistron	Change board ID.	Pop R2601, R2608.Dummy R2602, R2609.	X02
42	31, 42, 44	2009/02/23	Wistron	Change connector.	Change SPK1, FAN1, RJ45 connector.	X02
43	18, 26	2009/02/24	Wistron	Change 32.768K crystal cap size.	Change C1806, C1807, C2607, C2608 to 0603 size.	X02

Alba UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3

Document Number

Rev -1

Date: Monday, April 06, 2009

Sheet 59 of 61

Alba UMA			
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Change List 3 - EE</i>			
Size A3	Document Number	Alba UMA	Rev -1
Date: Monday, April 06, 2009	Sheet	60 of	61

[illegible]