

MOLOKAI Block Diagram

SPR.01.2004

Project Code:91.43E01.001

03249-SC

PCB LAYER

- L1: COMPONENT
- L2: GND
- L3: SIGNAL1
- L4: SIGNAL2
- L5: VCC
- L6: GND
- L7: SIGNAL3
- L8: COMPONENT


DC/DC IMVP4 Switching Power ISL6218 32	
INPUTS	OUTPUT
DCBATOUT	VCC_CORE

SYSTEM DC/DC MAX1715 34	
INPUTS	OUTPUTS
DCBATOUT	1D35V_S0 2D5V_S3

DC/DC&CHARGER MAX1645 35	
INPUTS	OUTPUTS
AD+	BT+

DC/DC MAX1999 33	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5

G913C/APL1085 APL5331kAC/G1211X 38	
INPUTS	OUTPUTS
3D3V_S0	1D8V_VCCA_S0
3D3V_S5	1D5V_S5
3D3V_S0	1D5V_S0
2D5V_S3	1D25V_S0
1D35V_S0	VCC_IO_S0




Wistron Confidential




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taippei Hsien 221, Taiwan, R.O.C.

Title		
BLOCK DIAGRAM		
Size	Document Number	Rev
A3	MOLOKAI	SC
Date:	Monday, April 05, 2004	Sheet 1 of 39

S5



AC-IN / BAT-IN





S3



LAN-AC



S0



→ AUDIO



→ LCD




→ CRT



→ TV-OUT

OTHERS



PCI TABLE

DEVICE	IDSEL	IRQ	REQ# / GNT#
SD/MS CARD READER+1394 PCI7420	AD20	PIRQB# PIROC# PIRQF#	REQ#1 / GNT#1
MINI PCI 802.11B/G	AD17	PIRQE# PIRQG#	REQ#0 / GNT#0
LAN BCM4401	AD21	PIRQD#	REQ#4 / GNT#4



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Table of Content		
Size A3	Document Number MOLOKAI	Rev SC
Date: Saturday, April 17, 2004	Sheet 2 of	39



Host Freq. Setting

FS1/0 = 00 166MHz
 FS1/0 = 01 100MHz
 FS1/0 = 10 200MHz
 FS1/0 = 11 133MHz




FS2 = 0 unbuffer mode (disable 66MHz-IN)
 FS2 = 1 buffer mode

Mult0 = 0 Rr=221,Iref=5mA =>Vswing=1.0V@50ohm
 Mult0 = 1 Rr=475,Iref=2.32mA =>Vswing=0.7V@50ohm

CPU & MEMORY Freq. Selection





No stuff:
 caps are internal
 to CK-TITAN.



CK-408

SC:Because codec
 change to use
 crystal so dummy
 CLK source

ITP Debug Pad




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ITP		
Size	Document Number	MOLOKAI			Rev
A3					SC
Date:	Thursday, April 15, 2004	Sheet	4	of	39

CPU VCCA POWER:



At Dothan CPU application, POWER is 1.5V or 1.8V.

For CPU VCCA[0:3] PLL
place one 0.01u & 10u for
each VCCA pin




Layout note:
COMP0 and COMP2 need to
be Zo=27.4ohm traces.
COMP1 and COMP3 should be
routed as Zo=54.9ohm,
traces shorter than 0.5".

Voltage divider placed
within 0.5" of CPU pin
via a Zo=55ohm trace.




U68A





BGA479-SKT-2-U


10uF_6.3V *18 , 0805,X5R 0.1uF_10V *18 , 0402,X7R



Place near CPU



10uF_10V *1 , 0805,X5R 0.1uF_10V *10 , 0402,X7R POSCAP 100uF_4V*1





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd.,, Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Banias CPU (2 of 2)

Size A3


Document Number


MOLOKAI

Rev SC

Date: Thursday, April 15, 2004


Sheet 6 of 39





Reference Voltage: 2/3 Vcc_IO_S0


This two cap should connect to VSSADAC first then to GND




(REVERSE TYPE)
DIMM 1(Top side)



Title			
DDR Socket			
Size	Document Number	Rev	
Custom	MOLOKAI	SO	
Date:	Thursday, April 15, 2004	Sheet 10 of	39



FOR DDR SKTS POWER PIN
10u_6.3V*1, 0805-X5R
0.1u_10V*24, 0402-X5R





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DDR Decoupling CPA

Size A3

Document Number


MOLOKAI

Rev **SC**


Date: Thursday, April 15, 2004

Sheet 11 of 39


SERIES DAMPING




PARALLEL TERMINATION




Command Signals USE Topology 2




CRT







LCD CONN



Layout 40 mil



INVERTER/LED




	S0/S1	S3	S4	S5	Functions	when LID is closed
Power On / Battery Low LED (PWR_LED#)	LOW	HIGH	HIGH	HIGH		readable
Sleep / Waking LED (STDBY_LED#)	HIGH	LOW	HIGH	HIGH	(Don't flash during waking)	readable
Disk Media (MEDIA_LED#)					HDD,ODD access indicator	not readable
Charging LED (CHARGE_LED#)					On when charging. Flashing when charging error is occurred.	not readable
Wireless LED (80211_LED#)					On when wireless is On	not readable
NUM Lock (NUM_LED#)					On when Number key is locked	not readable
CAPS Lock (MEDIA_LED#)					On when Caps lock is On	not readable





Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title
LCD CONN & INVERTER

Size A3 Document Number
MOLOKAI


Date: Thursday, April 15, 2004 Sheet 14 of 39 Rev SC





	SW1-4	SW2-3
CHKPW ENABLE	ON	X
BOOTBLOCK ENABLE	X	ON

Place R220 near S/B







ICH4 Integrated Pull-up and Pull-down Resistors

EE_DIN, EE_DOUT, PME#, PWRBTN#	ICH4 internal 20K pull-ups
GNT[B:A]#/GNT[5]#/GPIO[17:16], LAD[3:0]#/FWH[3:0]#, LDRQ[1:0],	
LAN_RXD[2:0]	ICH4 internal 10K pull-ups
AC_BITCLK, AC_RST#, AC_SDIN[2:0], AC_SDOUT, AC_SYNC, DPRSLPVR, SPKR	ICH4 internal 20K pull-downs
USB[5:0][P,N]	ICH4 internal 15K pull-downs
PDD[7]/SDD[7], PDDREQ / SDDREQ	ICH4 internal 11.5K pull-downs
LANCLK	ICH4 internal 100K pull-downs

ICH4 IDE Integrated Series Termination Resistors

PDD[15:0], SDD[15:0], PDIOW#, SDIOW#, PDIOR#, PDIOW#, PDREQ, SDREQ, PDDACK#, SDDACK#, PIORDY, SIORDY, PDA[2:0], SDA[2:0], PDCS1#, SDSCS1#, PDCS3#, SDSCS3#, IRQ14, IRQ15,	approximately 33 ohm
---	----------------------




HUB INTERFACE LAYOUT
Route signals with 20 mil space routing. to others group traces
Signals must match +/- 0.1" of HUB_STB/STB# signals.


Banias/Montara-GM
Checklist Ver.2.0
48.7 ohm 1% pull up to 105V_S0

Banias/Odem RDBP
P.120
When board impedance is 55 +/-15% Ohm
36.5 ohm to GND


CLOSE TO PIN with in 0.5"
10 mil trace, 20 mil space



Place these resistor near S/B as possible





RESERVED FOR VERSION DETECTION



Planar ID(1,0)
SA: 0, 0
SB: 0, 1
SC: 1, 0
-1: 1, 1

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title ICH4-M (1 of 3)			
Size A3	Document Number	Rev SC	
Date: Thursday, April 15, 2004	Sheet 16	of 39	

PCI/Interrupt I/F Pullups




Should go high no sooner than 10mS
after both +3VRUN and +1.5VRUN
have reach their nominal voltage


Should go high no sooner than 10mS
after both +3VSUS and +1.5VSUS
have reach their nominal voltage

```
If ICH-4 LAN not used,1
PD
or connect directly to
---RSMRST#(SUSPWOK)
But in Bon connct to
PWOK(Delay_IMVP_PWRGD)
```

CLK termination
close to ICH4



RTC Circuitry



LAYOUT:
MAKE PAD
ACCESSABLE

RTCRST# delay
18~25ms






H/W Strapping

Stuff for No Reboot



[illegible]

PCMCIA socket







DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CARDBUS CONN / PWR SW**

Size A3 Document Number **MOLOKAI** Rev **SC**



Date: Wednesday, April 14, 2004 Sheet 20 of 39








For SD/MS Card Power

SB==>02/20/2004, De1 U51
MC_PWR_CTRL_0





SB: 2004/03/08
change to dummy 3D3V_CARD_S0
for TI suggest





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
SD/MS CARD READER AND 1394		
Size	Document Number	Rev
A3	MOLOKAI	SC
Date:	Thursday, April 15, 2004	Sheet 22 of 39











Boot Device must have ID[3:0] = 0000
 Has internal pull-down resistors
 All may be left floated
 FPET7 Elec. P3-46



Unused FGPI pins must not be float




Internal KeyBoard Connector




Keyboard Matrix

	US	JAP	Europe
MATRIX1	LOW	LOW	HIGH
MATRIX2	LOW	HIGH	LOW

For EMI



TouchPad Connector





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

KBC/KB&TPAD CONN

Size

Document Number

Custom

MOLOKAI


Date: Thursday, April 15, 2004

Sheet 28 of 39


Rev

SC


MDC CONN




USB PORT




Dual USB switch



Power ON Circuit



PWRBTN




Deep Sleep
100k/(100k+1.21k)=98.79%
OffSet= 1.21%

Active Deep Deeper
DPRSLPVR 0 0 1
STP_CPU# 1 0 0

$$IFL = (RISEN * 32\mu A * n) / R_{ds(on)} = 1.96k * 32\mu A * 2 / 5mR = 25.157A$$

FDS7088N3 $R_{ds(on)} = 5mR$




SYSTEM DC/DC

3D3V_S5/5V_S5

OCP:6A~8A

OCP:7.5A~10.5A




SKIP# = VCC : PWM MODE
 SKIP# = GND : SKIP MODE
 SKIP# = REF/Floating : Ultrasonic MODE
 (25KHz min)

Ton = VCC : 200KHz/300KHz
 Ton = GND : 400KHz/500KHz
 (5V/3D3V)


Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title MAX1999/3D3V_S5/5V_S5		
Size A3	Document Number MOLOKAI	Rev SC
Date: Thursday, April 15, 2004	Sheet 33	of 39

OCP:7.5A~9.5A




1D25V DDRVREF S3 need 10 mil and must near NB/DIMM




Title				MAX1715/2D5V S3/1D35V S0			
Size A3	Document Number					Rev	SC
	MOLOKAI						
Date:	Thursday, April 15, 2004			Sheet	34	of	39

CHARGER CIRCUIT




System constant power setting 98%
 $V_{CLS}=4.096(V_{REF}) \cdot \{16.2K(R7)/[40.2K(R6)+16.2K(R7)]\}=1.1765V$
 $I_{max}=1.1765/(20V \cdot 20m \text{ ohm})=2.94A$
constant power setting= $2.94 \cdot 20=58.8W$


LAN Power




Run Power




Suspend Power




TV BD Conn



Battery Conn




Adaptor In Circuit




At Dothan CPU application, POWER is 1.5V or 1.8V.


3D3V_S0 --> 1D8V_VCCA_S0
(For CPU VCCA)




2D5V_S3 --> 1D25V_S0




3D3V_S5 --> 1D5V_S5




1D35V_S0 --> VCC_IO_S0(1.05V)










BATTERY LOW3 DETECTOR



3D3V_S0 --> 1D5V_S0



$$V_o = 1.25 * ((R626 + R629) / R626) = 1.5V$$



34.41Q08.001
BOT SIDE

34.41P25.001
TOP SIDE



34.34S02.001
BOT SIDE

34.41P23.001
BOT SIDE

34.41D14.001
TOP SIDE

34.41P18.001
TOP SIDE

34.45V04.001
BOT SIDE



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
MISC		
Size	Document Number	Rev
A3	MOLOKAI	SC
Date: Thursday, April 15, 2004	Sheet 39 of 39	