

Hawke Intel Discrete Block Diagram

Project code : 91.4W101.001
PCB P/N : 48.4W101.0SA
Revision : 07212-SA

CLK GEN
ICS9LPRS365 4

Intel Mobile CPU
Merom 4M
FSB:667 or 800 MHz
5, 6, 7

Crestline-PM
AGTL+ CPU I/F
DDR Memory I/F
EXTERNAL GRAPHICS
8, 9, 10, 11, 12, 13

INTEL
ICH8-M
10 USB 2.0/1.1 ports
6 PCI Express ports
High Definition Audio
ATA 66/100
SATA
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
19, 20, 21, 22

KBC
Winbond WPC8763L
33

HDD
23

ODD
23

Capacity
Button₃₀

Touch
Pad₃₆

Int.
KB₃₆

S/W
CIR₃₀

Thermal
& Fan
G792₃₅

Flash ROM
1MB₃₀

VRAM
16Mbx32x2
51

VRAM
16Mbx32x2
52

GDDRIII
700MHz

GDDRIII
700MHz

nVidia NB8P
(256MB)
OR
nVidia NB8M
(128MB)
47, 48, 49, 50

CRT₁₇

LCD₁₈

HDMI₁₆

S-Video

1394₂₅

SD/SDIO/MMC
MS/MS Pro/XD₂₅

1394
Ricoh
R5C833
CardReader_{24, 25}

HP2

HEADPHONE
AMP
MAX4411₃₂

MIC IN

Digital Mic Array

Azalia
CODEC
Sigmatal
STAC 9228₃₁

HP1

2CH
SPEAKER

OP AMP
MAX9789A₃₂

Host BUS
667/800MHz

DMI I/F
100MHz

DDRII 667 Channel A

DDR II 667 Channel B

DDRII
533/667
Slot 0₁₄

DDRII
533/667
Slot 1₁₅

PCIE x 1 & USB 2.0 x 1

PCIE x 1

PCIE x 1

PCIE x 2 & USB 2.0 x 2

10/100 NIC
Marvell 88E8040₂₆

PCIE x 1

PCIE x 2 & USB 2.0 x 2

USB 2.0

USB 2.0 x 1

USB 2.0 x 1

USB 2.0 x 1

USB 2.0 x 3

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

PCIE

PCIE

USB 2.0

Power SW
TI TPS2231₂₇

New Card₂₇

RJ45 CONN₂₇

Mini-Card x 1
802.11a/b/g₂₈

Mini-Card x 2
WWAN&BT&Robson₂₉

Camera₁₈

Biometric reader₃₀

Bluetooth 2.1₃₀

Lift Side: USB x 2₃₇

Right Side: USB x 1₃₄

Camera₁₈

Biometric reader₃₀

Bluetooth 2.1₃₀

Lift Side: USB x 2₃₇

Right Side: USB x 1₃₄

Camera₁₈

Biometric reader₃₀

BATTERY CHARGER
MAX8731A₃₈

INPUTS

AD+
BAT+

OUTPUTS

DCBATOUT

SYSTEM DC/DC
TPS51120₃₉

INPUTS

DCBATOUT

OUTPUTS

5V_AUX_S5
3D3V_AUX_S5
5V_S5
3D3V_S5

SYSTEM DC/DC
TPS5117_{42, 43}

INPUTS

DCBATOUT

OUTPUTS

1D05V_S0
1D8V_S3

SYSTEM DC/DC
TPS51100₄₄

INPUTS

1D8V_S3
1D8V_S3

OUTPUTS

0D9V_S3

SYSTEM DC/DC
RT9018₄₄

INPUTS

1D8V_S3
1D8V_S3

OUTPUTS

1D5V_S0
1D25V_S0

VGA DC/DC
TPS5117₅₃

INPUTS

DCBATOUT

OUTPUTS

VCC_GFX_CORE_S0

CPU DC/DC
ISL6262A₄₀

INPUTS

DCBATOUT

OUTPUTS

VCC_CORE

PCB LAYER

L1: TOP
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Singal
L7: GND
L8: BOT

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

System Block Diagram

Size

Document Number

Hawke-Intel


Rev

SA


Date: Tuesday, May 08, 2007

Sheet 1 of 55


Adapter




TPS51117 1D8V




TPS51117 1D05V




Charger_ISL6255




TI TPS51100 0.9V/DDR_VREF_S3




RT9018A 1D5V




ISL6262A CPU_CORE




TI TPS51120 3D3V/5V



RT9018A 1D25V



TPS51117 VGA_CORE



<Core Design>

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWB BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCL1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCL1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCL1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCL1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVD TP3	AZ_DOUT ICH	Description	
0	0	RSVD	
0	1	Enter XOR Chain	
1	0	Normal Operation(default)	
1	1	Set PCIE port config bit1	

A16 swap override strap		
PCI_GNT#3	low	A16 swap override enable
	high	= default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCL1_5		
SM_INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCL1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD



INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes number in order)★
CFG 16 PSB dynamic ODT	Disabled	Enabled ★
CFG 19 DMI Lane Reserved	Normal Operation ★	Reserved Lane
CFG 20 Concurrent SDVO/PCIE	Only PCIE or SDVO is operation★	PCIE and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present ★	SDVO Card Present
CFG 12 CFG 13	XOR/ALL-Z	
LL(00)	Reserved	
LH(03)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HH(11)	Normal Operation	

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Table of Content

Hawke-Intel

SA

Date: Tuesday, May 08, 2007

Sheet 3 of 55



Change to 62.10040.221 04/12 '07

<Core Design>

8 H_D#[0.63] <<>>



8 H_DSTBN#0
8 H_DSTBP#0
8 H_DINV#0

8 H_DSTBN#1
8 H_DSTBP#1
8 H_DINV#1

4.8 CPU_BSEL0
4.8 CPU_BSEL1
4.8 CPU_BSEL2



PLACE C617 close to the TEST4 PIN,
make sure TEST3,TEST4,TEST5 trace
routing is reference to GND and
away other noisy signals

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0

Resistor Placed
within 0.5" of CPU
pin. Trace should
be at least 25 mils
away from any other
toggling signal .
COMP[0,2] trace
width is 18 mils.
COMP[1,3] trace
width is 4 mils .


VCC_CORE_S0

VCC_CORE_S0



layout note:
place C618 near
PIN B26


Length match within
25 mils . The trace
width/space/other is
20/7/25 .




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		Meron(2/3)-AGTL+/-PWR	
Size	Document Number	Rev	
A3	Hawke-Intel	SA	
Date:	Tuesday, May 08, 2007	Sheet	6 of 55




Place these capacitors on L1
(North side ,Secondary Layer)



Place these capacitors on L1
(North side ,Secondary Layer)



Mid Freqenced
Decoupling



Place these
inside socket
cavity on L1
(North side
Secondary)

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Meron(3/3)-GND&Bypass

Size

Document Number

Rev


A3



Hawke-Intel


SA


Date: Tuesday, May 08, 2007

Sheet 7 of 55









U57I 9 OF 18

A13	VSS	VSS	AW24
A15	VSS	VSS	AW29
A17	VSS	VSS	AW32
A24	VSS	VSS	AW5
AA21	VSS	VSS	AW7
AA24	VSS	VSS	AY10
AA29	VSS	VSS	AY24
AB20	VSS	VSS	AY37
AB23	VSS	VSS	AY42
AB26	VSS	VSS	AY43
AB28	VSS	VSS	AY45
AB31	VSS	VSS	AY47
AC10	VSS	VSS	AY50
AC13	VSS	VSS	B10
AC3	VSS	VSS	B20
AC39	VSS	VSS	B24
AC43	VSS	VSS	B29
AD1	VSS	VSS	B30
AD21	VSS	VSS	B35
AD26	VSS	VSS	B38
AD29	VSS	VSS	B43
AD3	VSS	VSS	B46
AD41	VSS	VSS	B5
AD45	VSS	VSS	B8
AD49	VSS	VSS	BA1
AD5	VSS	VSS	BA17
AD50	VSS	VSS	BA18
AD8	VSS	VSS	BA2
AE10	VSS	VSS	BA24
AE14	VSS	VSS	BB12
AE6	VSS	VSS	BB25
AE20	VSS	VSS	BB40
AE23	VSS	VSS	BB44
AE24	VSS	VSS	BB49
AE31	VSS	VSS	BB8
AG2	VSS	VSS	BC16
AG38	VSS	VSS	BC24
AG43	VSS	VSS	BC25
AG47	VSS	VSS	BC36
AG50	VSS	VSS	BC40
AH3	VSS	VSS	BC51
AH40	VSS	VSS	BD13
AH41	VSS	VSS	BD2
AH7	VSS	VSS	BD28
AH9	VSS	VSS	BD45
AJ11	VSS	VSS	BD48
AJ13	VSS	VSS	BD5
AJ21	VSS	VSS	BE1
AJ24	VSS	VSS	BE19
AJ29	VSS	VSS	BE23
AJ32	VSS	VSS	BE30
AJ43	VSS	VSS	BE42
AJ45	VSS	VSS	BE51
AJ49	VSS	VSS	BE8
AK20	VSS	VSS	BF12
AK21	VSS	VSS	BF16
AK26	VSS	VSS	BF36
AK28	VSS	VSS	BG19
AK31	VSS	VSS	BG2
AK51	VSS	VSS	BG24
AL1	VSS	VSS	BG29
AM11	VSS	VSS	BG39
AM13	VSS	VSS	BG48
AM3	VSS	VSS	BG5
AM4	VSS	VSS	BG51
AM41	VSS	VSS	BH17
AM45	VSS	VSS	BH30
AN1	VSS	VSS	BH44
AN38	VSS	VSS	BH46
AN39	VSS	VSS	BH8
AN43	VSS	VSS	BJ11
AN5	VSS	VSS	BJ13
AN7	VSS	VSS	BJ38
AP4	VSS	VSS	BJ4
AP48	VSS	VSS	BJ42
AP50	VSS	VSS	BJ46
AR11	VSS	VSS	BK15
AR2	VSS	VSS	BK17
AR39	VSS	VSS	BK25
AR44	VSS	VSS	BK29
AR47	VSS	VSS	BK36
AR7	VSS	VSS	BK40
AT10	VSS	VSS	BK44
AT14	VSS	VSS	BK6
AT41	VSS	VSS	BK8
AT49	VSS	VSS	BL11
AU1	VSS	VSS	BL13
AU23	VSS	VSS	BL19
AU29	VSS	VSS	BL22
AU3	VSS	VSS	BL37
AU36	VSS	VSS	BL47
AU49	VSS	VSS	C12
AU51	VSS	VSS	C16
AV39	VSS	VSS	C19
AW48	VSS	VSS	C28
AW1	VSS	VSS	C29
AW12	VSS	VSS	C33
AW16	VSS	VSS	C36
		VSS	C41

CRESTLINE-GP-U-NF

U57J18 OF 18

C46	VSS	VSS	W11
C50	VSS	VSS	W39
C7	VSS	VSS	W43
D13	VSS	VSS	W47
D24	VSS	VSS	W5
D3	VSS	VSS	W7
D32	VSS	VSS	Y13
D39	VSS	VSS	Y2
D45	VSS	VSS	Y41
D49	VSS	VSS	Y45
E10	VSS	VSS	Y49
E16	VSS	VSS	Y5
E24	VSS	VSS	Y50
E28	VSS	VSS	Y11
E32	VSS	VSS	P29
E47	VSS	VSS	T29
F19	VSS	VSS	T31
F36	VSS	VSS	T33
F4	VSS	VSS	R28
F40	VSS		
F50	VSS		
G1	VSS		
G13	VSS		
G16	VSS	VSS	AA32
G19	VSS	VSS	AB32
G24	VSS	VSS	AD32
G28	VSS	VSS	AE28
G29	VSS	VSS	AF29
G33	VSS	VSS	AT27
G42	VSS	VSS	AV25
G45	VSS	VSS	HS0
G48	VSS		
G8	VSS		
H24	VSS		
H28	VSS		
H4	VSS		
H45	VSS		
J11	VSS		
J16	VSS		
J2	VSS		
J24	VSS		
J28	VSS		
J33	VSS		
J35	VSS		
J39	VSS		
K12	VSS		
K47	VSS		
K8	VSS		
L1	VSS		
L17	VSS		
L20	VSS		
L24	VSS		
L28	VSS		
L3	VSS		
L33	VSS		
L49	VSS		
M28	VSS		
M42	VSS		
M46	VSS		
M49	VSS		
M5	VSS		
M50	VSS		
M9	VSS		
N11	VSS		
N14	VSS		
N17	VSS		
N29	VSS		
N32	VSS		
N36	VSS		
N39	VSS		
N44	VSS		
N49	VSS		
N7	VSS		
P19	VSS		
P2	VSS		
P23	VSS		
P3	VSS		
P50	VSS		
R49	VSS		
T39	VSS		
T43	VSS		
T47	VSS		
U41	VSS		
U45	VSS		
U50	VSS		
V2	VSS		
V3	VSS		


VSS

CRESTLINE-GP-U-NF


<Core Design>

Title		
CRESTLINE(6/6)-PWR/GND		
Size A3	Document Number Hawke-Intel	Rev SA
Date: Tuesday, May 08, 2007	Sheet 13 of 55	


Layout Note:
Place near DM1





Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS




change to 8P4R





Layout Note:
Place these resistors closely DM1, all trace length Max=1.5"




Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS




Layout Note:
Place these resistors
closely DM2, all
trace length Max=1.5"



DDR_B_MA0	102	A0
DDR_B_MA1	101	A1
DDR_B_MA2	100	A2
DDR_B_MA3	99	A3
DDR_B_MA4	98	A4
DDR_B_MA5	97	A5
DDR_B_MA6	94	A6
DDR_B_MA7	92	A7
DDR_B_MA8	93	A8
DDR_B_MA9	91	A9
DDR_B_MA10	105	A10
DDR_B_MA11	90	A10/AP
DDR_B_MA12	89	A11
DDR_B_MA13	116	A12
DDR_B_MA14	86	A13
		A14
DDR_B_BS2	X 84	A15
	85	A16/BA2
DDR_B_BS0	107	BA0
DDR_B_BS1	106	BA1
DDR_B_D0	5	DQ0
DDR_B_D1	7	DQ1
DDR_B_D2	17	DQ2
DDR_B_D3	19	DQ3
DDR_B_D4	4	DQ4
DDR_B_D5	6	DQ5
DDR_B_D6	14	DQ6
DDR_B_D7	16	DQ7
DDR_B_D8	23	DQ8
DDR_B_D9	25	DQ9
DDR_B_D10	35	DQ10
DDR_B_D11	37	DQ11
DDR_B_D12	30	DQ12
DDR_B_D13	22	DQ13
DDR_B_D14	38	DQ14
DDR_B_D15	43	DQ15
DDR_B_D16	45	DQ16
DDR_B_D17	55	DQ17
DDR_B_D18	44	DQ18
DDR_B_D19	57	DQ19
DDR_B_D20	44	DQ20
DDR_B_D21	61	DQ21
DDR_B_D22	63	DQ22
DDR_B_D23	56	DQ23
DDR_B_D24	73	DQ24
DDR_B_D25	62	DQ25
DDR_B_D26	73	DQ26
DDR_B_D27	75	DQ27
DDR_B_D28	62	DQ28
DDR_B_D29	64	DQ29
DDR_B_D30	74	DQ30
DDR_B_D31	76	DQ31
DDR_B_D32	123	DQ32
DDR_B_D33	125	DQ33
DDR_B_D34	135	DQ34
DDR_B_D35	137	DQ35
DDR_B_D36	124	DQ36
DDR_B_D37	126	DQ37
DDR_B_D38	134	DQ38
DDR_B_D39	136	DQ39
DDR_B_D40	141	DQ40
DDR_B_D41	143	DQ41
DDR_B_D42	151	DQ42
DDR_B_D43	153	DQ43
DDR_B_D44	140	DQ44
DDR_B_D45	142	DQ45
DDR_B_D46	152	DQ46
DDR_B_D47	154	DQ47
DDR_B_D48	157	DQ48
DDR_B_D49	159	DQ49
DDR_B_D50	173	DQ50
DDR_B_D51	175	DQ51
DDR_B_D52	176	DQ52
DDR_B_D53	160	DQ53
DDR_B_D54	174	DQ54
DDR_B_D55	176	DQ55
DDR_B_D56	179	DQ56
DDR_B_D57	181	DQ57
DDR_B_D58	189	DQ58
DDR_B_D59	191	DQ59
DDR_B_D60	180	DQ60
DDR_B_D61	182	DQ61
DDR_B_D62	192	DQ62
DDR_B_D63	194	DQ63
DDR_B_DQS#0	11	DQS#0
DDR_B_DQS#1	29	DQS#1#
DDR_B_DQS#2	49	DQS#2#
DDR_B_DQS#3	68	DQS#3#
DDR_B_DQS#4	129	DQS#4#
DDR_B_DQS#5	146	DQS#5#
DDR_B_DQS#6	167	DQS#6#
DDR_B_DQS#7	180	DQS#7#
DDR_B_DSD0	13	DQ50
DDR_B_DSD1	31	DQ51
DDR_B_DSD2	51	DQ52
DDR_B_DSD3	70	DQ53
DDR_B_DSD4	131	DQ54
DDR_B_DSD5	148	DQ55
DDR_B_DSD6	169	DQ56
DDR_B_DSD7	188	DQ57
M_ODT2	118	OTD0
M_VREF3	119	OTD1
DDR_VREF_S3	2	VREF
	202	VSS
C293	1	GND
SC2D2016V5Z-2GP		
M#x		MH1

<Core Design>




The schematic diagram illustrates the HDMI interface circuit for the SKT-USB-169-GP module. The module's pins are connected to the HDMI connector pins. The circuit includes the following components and connections:

- Power and Ground:** The module is powered by +5V_POWER (pin 18) and has a GND connection (pin 20).
- TMDS Data and Clock Lines:**
 - TMDS_DATA0+ (pin 9) and TMDS_DATA0- (pin 7) connect to TMDS_DATA0+ (pin 15) and TMDS_DATA0- (pin 13).
 - TMDS_DATA1+ (pin 6) and TMDS_DATA1- (pin 4) connect to TMDS_DATA1+ (pin 16) and TMDS_DATA1- (pin 14).
 - TMDS_DATA2+ (pin 3) and TMDS_DATA2- (pin 1) connect to TMDS_DATA2+ (pin 17) and TMDS_DATA2- (pin 15).
 - TMDS_CLOCK+ (pin 12) and TMDS_CLOCK- (pin 10) connect to TMDS_CLOCK+ (pin 18) and TMDS_CLOCK- (pin 16).
- HDMI Data and Clock Lines:**
 - HDMI_TXD#0_C (pin 9) and HDMI_TXD0_C (pin 7) connect to HDMI_TXD#0_C (pin 15) and HDMI_TXD0_C (pin 13).
 - HDMI_TXD#1_C (pin 6) and HDMI_TXD1_C (pin 4) connect to HDMI_TXD#1_C (pin 16) and HDMI_TXD1_C (pin 14).
 - HDMI_TXD#2_C (pin 3) and HDMI_TXD2_C (pin 1) connect to HDMI_TXD#2_C (pin 17) and HDMI_TXD2_C (pin 15).
 - HDMI_TX#C_C (pin 12) and HDMI_TX#C_C (pin 10) connect to HDMI_TX#C_C (pin 18) and HDMI_TX#C_C (pin 16).
- HDMI CEC and CNC:**
 - HDMI_TXD#2_C (pin 3) and HDMI_TXD2_C (pin 1) connect to HDMI_TXD#2_C (pin 17) and HDMI_TXD2_C (pin 15).
 - HDMI_TX#C_C (pin 12) and HDMI_TX#C_C (pin 10) connect to HDMI_TX#C_C (pin 18) and HDMI_TX#C_C (pin 16).
- HDMI DP C2:** HDMI_DP_C2 (pin 19) connects to HDMI_DP_C2 (pin 19).
- Resistors:**
 - R111 (10K) and R112 (10K) are connected between the module pins and the HDMI connector pins.
 - R334 (10K) is connected between the module pins and the HDMI connector pins.
 - R333 (100K) is connected between the module pins and the HDMI connector pins.
 - R331 (10K) is connected between the module pins and the HDMI connector pins.
- Shielded Connections:** The module has shielded connections for TMDS_DATA0_SHIELD, TMDS_DATA1_SHIELD, TMDS_DATA2_SHIELD, and TMDS_CLOCK_SHIELD, which are connected to the HDMI connector pins.



The module is identified as SKT-USB-169-GP with part number 62.10027.661.

CRT I/F & CONNECTOR



Layout Note:

***Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT
CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.***



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Connector

Size
A3

Document Number	
-----------------	--


Hawke-Intel

SA

Date: Tuesday, May 08, 2007

Sheet 17 of

5




Will change to 40pin connector.
Need to add detect pin.
Wait for 40pin pin-definition.
20.F1093.040



Populate R282 for
DPST implementation
only.

Populate R283 for
platform without DPST
support. No Stuff for
Discrete DSPT support
due to back up plan.


CAMERA Power




Mic Power




Place near connector CAMERA1.



INVERTER POWER



LCD POWER





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LCD/Inverter/Camera	
Size	Document Number	Rev		
A3		Hawke-Intel		SA
Date:	Tuesday, May 08, 2007	Sheet	18	of 55

PCI Interface Routing

	IDSEL	INT	REQ	GNT
1394/ MediaCard	AD25	A D	0	0






0504 P/N CHANGE TO 71.ICH8M.C0U





ICH8-Strap PIN

BOOT BIOS Strap		
PCI_GNT#0 (R166)	SPI_CS#1 (R167)	BOOT BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC
A16 swap override strap		
PCI_GNT#3 (R168)	low = A16 swap override enable high = default	


A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *













<Core Design>






RTC POWER








SATA HDD Connector





ODD Connector




<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HDD/ODD			
Size A3	Document Number		Rev SA
Hawke-Intel			
Date: Tuesday, May 08, 2007	Sheet 23	of 55	







	R181	R176	R172	R173	R174	R175	C377	C378
88E8039	DY	1.91K	49.9	49.9	49.9	49.9	0.01u	0.01u
88E8040	4.7K	2K	DY	DY	DY	DY	DY	DY




Pull up for AT24C08 another pull low

RJ45 Connector




- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.






Yellow LED:TX/RX
Orange LED:Speed 100
Green LED:Speed 10

NEWCARD Connector

Place them Near to Chip




Place them Near to Connector



Test circuit
Use Card and No Card


+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA



<Core Design>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAN connector/NEW CARD		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date:	Tuesday, May 08, 2007	Sheet 27 of 55





緯創資通

Mini Card Connector
Mini Card Connector 2(WWAN)






Mini Card Connector 3(Robson/BT)




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
MINI CARD CONN 2 & 3			
Size A3	Document Number		Rev
	Hawke-Intel		SA
Date:	Tuesday, May 08, 2007	Sheet	29 of 55





Switch Board



CIR




Bluetooth Module conn.









To LED Board




CAPS LED





NUM LED



To Right I/O Board



Place these resistors
close to connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Right I/O/ Power Dash


Hawke-Intel

Rev	
-----	--

Date: Tuesday, May 08, 2007

Sheet

55



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Thermal/Fan Controller G792

Size
A3

Document Number



Hawke-Intel

Rev
SA

Date: Tuesday, May 08, 2007

Sheet 35 of 55

Internal KeyBoard Connector



for EMI

LED NAME

ACTIVE SIGNAL


Power Button LED	PWR_BTN_LED
Instant Power Button LED	INST_ON_LED
WLAN LED	WLAN_LED_TEST (from KBC) WLAN_LED# (from Mini)
Bluetooth LED	BT_ACT_WPAN# (from Mini) BT_ACT_K# (from BT)
NUM LED	NUM_LED (from KBC)
SCRLK LED	SCRLK_LED (from KBC)
CAPS LED	CAP_LED (from KBC)

LED Board


Main Board

Power & Suspend LED	PWRLED (from KBC)
HDD LED	SATA_LED# (from ICH)
Battery LED	BATFULL_LED (from KBC) CHARGE_LED

TouchPad Connector




Power & Suspend LED




Everylight:83.01221.P70
Lite On :83.00110.F70

Battery LED



Everylight:83.01220.I70
Lite On :83.00326.A70

HDD LED




Everylight:83.01221.P70
Lite On :83.00110.F71

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	KeyBoard/Touchpad		
Size	Document Number	Rev	SA
A3			
Date: Tuesday, May 08, 2007	Sheet 36	of	55


USB POWER





Reserved for EMI



To Left I/O Board (Adapter In/ USB x 2)




Batt Connector



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			AD/BATT CONN	
Size	Document Number	Hawke-Intel		Rev
A3		SA		
Date: Tuesday, May 08, 2007		Sheet	37	of 55



HS:
 $R_{ds(on)} = 23\text{m}\Omega \sim 30\text{m}\Omega$
 $Q_g = 8.7 \sim 13\text{nC}$
 $I_d = 6.5\text{A} @ 25^\circ\text{C}$
 $V_{gs(th)} = 0.8\text{V}, 1.8\text{V}$
 $R_g = 0.5, 1.4, 2.2\Omega$

LS:
 $R_{ds(on)} = 15\text{m}\Omega \sim 18\text{m}\Omega$
 $Q_g = 12\text{nC}$
 $I_d = 9.1\text{A}$
 $V_{gs(th)} = 1.5\text{V}, 1.8\text{V}, 2.4\text{V}$
 $R_g = 2.4 \sim 3.6\Omega$

HS:
 $R_{ds(on)} = 23\text{m}\Omega \sim 30\text{m}\Omega$
 $Q_g = 8.7 \sim 13\text{nC}$
 $I_d = 6.5\text{A} @ 25^\circ\text{C}$
 $V_{gs(th)} = 0.8\text{V}, 1.8\text{V}$
 $R_g = 0.5, 1.4, 2.2\Omega$

LS:
 $R_{ds(on)} = 15\text{m}\Omega \sim 18\text{m}\Omega$
 $Q_g = 12\text{nC}$
 $I_d = 9.1\text{A}$
 $V_{gs(th)} = 1.5\text{V}, 1.8\text{V}, 2.4\text{V}$
 $R_g = 2.4 \sim 3.6\Omega$

Iout = 6A
OCP < 12A

Iout = 5A
OCP < 10A

Close to Output Cap

Choke :
 Cyntec 6.5mm*6.9mm*3.0mm
 PCMC063T-3R3MN
 $I_{dc} = 6\text{A}$, $I_{sat} = 13.5\text{A}$
 $DCR = 28 \sim 30\text{m}\Omega$

Close to Output Cap

$V_{out} = 1V \cdot (R1 + R2) / R2$

	GND	VREF2	FLQA1	VSP1LY
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	388k/CH1	288k/CH1	228k/CH1	188k/CH1
	588k/CH2	438k/CH2	338k/CH2	2878k/CH2
VFB1	N/A	not use	ADJ.	SV
VFB2	N/A	not use	ADJ.	Fixed Output
	N/A	not use	ADJ.	3.3V
EN1, EN2	Switcher OFF	not use	Switcher ON	Fixed Output
EN3, EN5	LDO OFF	not use	LDO ON	Switcher ON
				VREG3 on

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **DC to DC 3.3V & 5V**

Size: **Custpm** Document Number: **Hawke-Intel** Rev: **SA**

Date: Tuesday, May 08, 2007 Sheet 39 of 55

Place close to phase 1 choke

5 CPU_PROCHOT#

470K / 0402 size

If NTC=330Kohm, R285=8.66K

6 CPU_VID[0..6]

When test without cpu,
R30 & R35 change to 0 ohms

Place close to phase 1 choke

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DC-DC VCCCPUCORE 1/2	
Size	Document Number	Hawke-Intel		Rev
A3				SA
Date:	Tuesday, May 08, 2007	Sheet	40	of 55

HS:
 $R_{ds(on)} = 10\text{m}\Omega \sim 12.5\text{m}\Omega$
 $Q_g = 10\text{nC}$
 $I_d = 15\text{A} @ 25^\circ\text{C}$
 $V_{gs(th)} = 1\text{V}, 1.55\text{V}, 2.5\text{V}$
 $R_g = 1.2, 1.6\ \Omega$

LS:
 $R_{ds(on)} = 5.9\text{m}\Omega \sim 7.25\text{m}\Omega$
 $Q_g = 25 \sim 35\text{nC}$
 $I_d = 14.5\text{A}$
 $V_{gs(th)} = 1\text{V}, 1.5\text{V}, 3\text{V}$
 $R_g = 1.6\ \Omega$

HS:
 $R_{ds(on)} = 10\text{m}\Omega \sim 12.5\text{m}\Omega$
 $Q_g = 10\text{nC}$
 $I_d = 15\text{A} @ 25^\circ\text{C}$
 $V_{gs(th)} = 1\text{V}, 1.55\text{V}, 2.5\text{V}$
 $R_g = 1.2, 1.6\ \Omega$

LS:
 $R_{ds(on)} = 5.9\text{m}\Omega \sim 7.25\text{m}\Omega$
 $Q_g = 25 \sim 35\text{nC}$
 $I_d = 14.5\text{A}$
 $V_{gs(th)} = 1\text{V}, 1.5\text{V}, 3\text{V}$
 $R_g = 1.6\ \Omega$

I_{omax} = 47A


O/P cap: 330u/2V 2R5TPE330M9L 9m Ω 3.9Arms

If VCC_SENSE and VSS_SENSE pins have pulled
 resistors to VCC_CORE_S0
 ==> Remove R44/R45/R46/R47.

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title		
DC-DC VCCCPUCORE 2/2		
Size	Document Number	Rev
A3	Hawke-Intel	SA
Date:	Tuesday, May 08, 2007	Sheet 41 of 55



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			DCDC 1.05V	
Size	Document Number	Rev		SA
A3	Hawke-Intel			
Date:	Tuesday, May 08, 2007	Sheet	42	of 55




$$V_{out} = 0.75V * (R1 + R2) / R2$$

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DC/DC 1D8V(ISL6268)			
Size A3	Document Number	Rev SA	
Hawke-Intel			
Date: Tuesday, May 08, 2007		Sheet 43 of	55




SSID = PWR.Plane.Regulator_0.9V




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
DC to DC 1D5V / 0D9V /1D25V		
Size A3	Document Number	Rev SA
Date: Tuesday, May 08, 2007		
Sheet 44 of 55		












Run Power



<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		PWRPLANE&RESETLOGIC	
Size	Document Number	Rev	
A3		Hawke-Intel	
Date:	Tuesday, May 08, 2007	Sheet	45 of 55





<Core Design>








RAM_CFG[3:0]	MIOBD0 MIOBD1 MIOBD8 MIOBD9	Infineon 8MX32 DDR3 1.8V	0101
		Hynix 8MX32 DDR3 1.8V	0111
		Samsung 8MX32 DDR3 1.8V	0110
		Infineon 16MX32 DDR3 1.8V	0001
		Hynix 16MX32 DDR3 1.8V	0010
		Samsung 16MX32 DDR3 1.8V	0011




Title			
VGA-HDMI/STRAP			
Size C	Document Number		Rev
	Hawke-Intel		SA
Date:	Tuesday, May 08, 2007	Sheet 49 of	55









ICH8 SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

