

Enrico/Caruso 15" UMA Schematics Document

Sandy Bridge

Intel PCH

2011-06-02

REV : A00



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Enrico/Caruso 15 HR

Rev


X01

Date: Thursday, June 02, 2011

Sheet 1 of 104

DV15 Huron River UMA Block Diagram

Project code : 91.4IP01.001
PCB P/N : 48.4IP16.0SB
Revision : 10316-1



SYSTEM DC/DC	
TPS51461	48
INPUTS	OUTPUTS
DCBATOUT	0D85V_S0
CPU DC/DC	
ISL95831HRTZ	42~44
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
GFX DC/DC	
ISL95831HRTZ	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
SYSTEM DC/DC	
TPS51218	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
TPS51123RGER	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5
SYSTEM DC/DC	
TPS51216RUKR	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
MAXIM CHARGER	
BQ24707	40
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT
SYSTEM DC/DC	
TPS51311RGTR	47
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0
Switches	
INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0
PCB LAYER	
L1:Top	L4:Signal
L2:GND	L5:VCC
L3:Signal	L6:Bottom

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Title	Document Number	Rev
	Enrico/Caruso 15 HR	X01
Date: Thursday, June 02, 2011	Sheet 2 of 104	

Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: No Reboot Mode with TCO Disabled:
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	X
1	USB Ext. port 1
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 2
9	USB Ext. port 3
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

PCIE Routing

LANE1	X
LANE2	Onboard LAN
LANE3	x
LANE4	Mini Card1 (WLAN)
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	X
2	X
3	X
4	ODD1
5	X

Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC GFXCORE	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	9V-12.6V 9V-19V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		HURON RIVER ORB		
Device	Ref Des	Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

OV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3

Document Number

Date: Thursday, June 02, 2011


Sheet 3 of 104

Rev X01

Enrico/Caruso 15 HR


1

1D05V VTT




Title			
CPU (PCIE/DMI/FDI)			
Size A3	Document Number		Rev
	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet 4 of	104

SSID = CPU



SSID = CPU




DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDR)		
Size A3	Document Number Enrico/Caruso 15 HR	Rev X01
Date: Thursday, June 02, 2011	Sheet 6	of 104

SSID = CPU



M3 - Processor Generated SO-DIMM VREF_DQ



20 mils

SKT-BGA989C468393H184-NF
62.10040.821
2nd = 62.10040.771

PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved - (Device 1 function 1 disabled; function 2 enabled) 00: x8, x4, x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RESERVED)			
Size A3	Document Number	Rev X01	
Date: Thursday, June 02, 2011		Sheet 7 of 104	
Enrico/Caruso 15 HR			

SSID = CPU

POWER

SANDY

PEG AND DDR

CORE SUPPLY

SVID

SENSE LINES

VCC_CORE

AG35 VCC
AG34 VCC
AG33 VCC
AG32 VCC
AG31 VCC
AG30 VCC
AG29 VCC
AG28 VCC
AG27 VCC
AG26 VCC
AF35 VCC
AF34 VCC
AF33 VCC
AF32 VCC
AF31 VCC
AF30 VCC
AF29 VCC
AF28 VCC
AF27 VCC
AD35 VCC
AD34 VCC
AD33 VCC
AD32 VCC
AD31 VCC
AD30 VCC
AD29 VCC
AD28 VCC
AD27 VCC
AD26 VCC
AC35 VCC
AC34 VCC
AC33 VCC
AC32 VCC
AC31 VCC
AC30 VCC
AC29 VCC
AC28 VCC
AC27 VCC
AC26 VCC
AA35 VCC
AA34 VCC
AA33 VCC
AA32 VCC
AA31 VCC
AA30 VCC
AA29 VCC
AA28 VCC
AA27 VCC
AA26 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
V35 VCC
V34 VCC
V33 VCC
V32 VCC
V31 VCC
V30 VCC
V29 VCC
V28 VCC
V27 VCC
V26 VCC
U35 VCC
U34 VCC
U33 VCC
U32 VCC
U31 VCC
U30 VCC
U29 VCC
U28 VCC
U27 VCC
U26 VCC
R35 VCC
R34 VCC
R33 VCC
R32 VCC
R31 VCC
R30 VCC
R29 VCC
R28 VCC
R27 VCC
R26 VCC
P35 VCC
P34 VCC
P33 VCC
P32 VCC
P31 VCC
P30 VCC
P29 VCC
P28 VCC
P27 VCC
P26 VCC

VCCIO AH13
VCCIO AH10
VCCIO AG10
VCCIO Y10
VCCIO U10
VCCIO P10
VCCIO J14
VCCIO J13
VCCIO J12
VCCIO J11
VCCIO H14
VCCIO H12
VCCIO H11
VCCIO G14
VCCIO G13
VCCIO G12
VCCIO F14
VCCIO F13
VCCIO F12
VCCIO E11
VCCIO E14
VCCIO E12
VCCIO E11
VCCIO D14
VCCIO D13
VCCIO D12
VCCIO D11
VCCIO C14
VCCIO C13
VCCIO C12
VCCIO C11
VCCIO B14
VCCIO B12
VCCIO A14
VCCIO A13
VCCIO A12
VCCIO A11
VCCIO J23

PROCESSOR VCCIO: 8.5A

1D05V_VTT

SC10U6D3V5KX-1GP

1D05V_VTT

SC10U6D3V5KX-1GP

1D05V_VTT

SC10U6D3V5KX-1GP

H_CPU_SVIDDAT R804 1 130R2F-1-GP

VIDALERT# A129 H_CPU_SVIDALRT# R806 1 43R2J-GP
VIDSCLK A130 H_CPU_SVIDCLK
VIDSOUT A128 H_CPU_SVIDDAT

VR_SVID_ALERT# 42
H_CPU_SVIDCLK 42
H_CPU_SVIDDAT 42

VCC_CORE

R801 100R2F-L1-GP-U

R802 100R2F-L1-GP-U

VCC_SENSE A135
VSS_SENSE A134

VCCIO_SENSE B10
VSSIO_SENSE A10


DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VCC CORE)
Size Custom Document Number Enrico/Caruso 15 HR X01
Date Thursday, June 02, 2011 Sheet 8 of 104

62.10040.821
2nd = 62.10040.771

SSID = CPU



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	Page
Title	Author	Date	Page	Page	Page	Page	Page	Page	Page	Page	

CPU (VCC_GFXCORE)

Size

Document Number	
-----------------	--

Enrico/Caruso 15 HR

A3


Document Number **E**

Paruso 15 HB REV
X01


Date: Thursday, June 02, 20

Sheet 9 of 104

SSID = CPU








62.10040.821
2nd = 62.10040.771





62.10040.821
2nd = 62.10040.771

SSID = MEMORY




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 SO-DIMMA SPD Address is 0xA0
 SO-DIMMA TS Address is 0x30

 If SA0_DIM0 = 0, SA1_DIM0 = 1
 SO-DIMMA SPD Address is 0xA2
 SO-DIMMA TS Address is 0x32



Layout Note:
Place these Caps near
SO-DIMMA.

SSID = MEMORY



Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from the Processor than SO-DIMMA


Layout Note:
Place these Caps near
SO-DIMMB.

DV15 HR Vos GIGA HDMI NoSurge

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
DDR3-SODIMM1			
Size	Document Number	Rev	
Custom	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet	15 of 104





DV15 HR Vos GIGA HDMI NoSurge





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (LVDS/CRT/DDI)	
Size	Document Number	Rev		
A3		Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet	17	of 104







SSID = PCH



Al6 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT3#	Low = Al6 swap override/Top-Block Swap Override enabled High = Default



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



DMI & FDI Termination Voltage	
NV_CLE	Set to Vss when LOW Set to Vcc when HIGH

USB Ext. port 1 (HS)
External debug port use on Huron river platform
USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 2
9	USB Ext. port 3
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DELL



Enrico/Caruso 15 HR

Rev X01

Date: Thursday, June 02, 2011

SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and
routing length less than 500
mils.
DMI_IRCOMP keep W=4 mils and
routing length less than 500
mils.




PCH1C
Cougar Point





DMI
FDI

System Power Management

3 OF 10




COUGAR-GP-U2-NF
71.COUGA.00U



DV15 HR Vos GIGA HDMI NoSurge


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SSID = PCH




- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.










SSID = PCH



SSID = PCH



GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regulator,
should not place external pull down.



PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
 ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
 DISABLED -- LOW (R2212 STUFFED)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (GPIO/CPU)

Size
A3

Document Number

Enrico/Caruso 15 HR

Rev	Y01
-----	-----

Date: Thursday, June 02, 2011

Sheet 22 of 104

SSID = PCH

6A

1.3A(Total current of VCCCORE)

(1uFx3)
(10uFx1_0603)

(1uF x4)

2.925A(Total current of VCCIO)

0.266A (Totally VCC3_3 current)

0.159A(Totally current of VCCVRM)

0.042A (Totally current of VCCDMI)

VCCVRM(Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop

POWER

Cougar
Point

VCC CORE
LVDS
HVCMS
VCCIO
NAND / SPI
FDI

VCCAPLLEXP
(10uF x1)

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

VCCAPLLEXP

COUGAR-GP-U2-NF
71.COUGA.00U

7 OF 10

0.001A

(0.1uF/0.01uF x1)
(10uF x1_0603)

0.001A

+3VS VCCA LVDS

0.06A

+1.8VS VCGTX LVDS

0.266A

0.16A


0.042A

0.02A

0.19A

0.02A

X00 20101101




DV15 HR Vos GIGA HDMI NoSurge



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (POWER1)	
Size	Document Number	Enrico/Caruso 15 HR		Rev
A3				X01
Date:	Thursday, June 02, 2011	Sheet	23	of 104

SSID = PCH



SSID = PCH





DV15 HR Vos GIGA HDMI NoSurge

			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title PCH (VSS)					
Size A3	Document Number Enrico/Caruso 15 HR				Rev X01
Date: Thursday, June 02, 2011		Sheet 25		of 104	




NOTES:
Please make sure there's no pull-down resistor on USB_PWR_EN#,AC_PRESENT,E51_TXD.



Thermal sensor P2800



EMI/ESD




DV15 HR Vos GIGA HDMI NoSurge

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal P2800/Fan Controllor P2793			
Size A3	Document Number		Rev
	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet 28 of	104

SSID = AUDIO





DV15 HR Vos GIGA HDMI NoSurge

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wg Rd., Heichih,
Taippei Hsien 221, Taiwan, R.O.C.

Audio Codec 92HD87B1
Title
Size Document Number
Custom Enrico/Caruso 15 HR
Date: Thursday, June 02, 2011 Sheet 29 of 104

LAN CHIP




DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LOM			
Size A3	Document Number		Rev
	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet 31 of	104

SSID = SDIO



A00-20110530

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Card Reader-RTS5138

Size
A3

Document Number

Enrico/Caruso 15 HR

Date: Thursday, June 02, 2011

Sheet 32 of 104

SSID = Reset.Suspend

27,42 IMVR_PWRGD >>>

X02-20110415

PS_S3CNTRL

Q3603

2N7002K-2-GP

84.2N702.J31

2ND = 84.2N702.031

R3614

1 2

Do Not Stuff

SYS_PWROK

C3612

5V

Do Not Stuff

Power Sequence

19,27 S0_PWR_GOOD >>>

3 2

X02-20110426

D3602

Do Not Stuff



Do Not Stuff

2ND = 83.00016.F11

SYS_PWROK 19

Power Sequence

ROSA Run Power



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Plane Enable

Size
A3

Document Number


Enrico/Caruso 15 HR

Rev


Date: Thursday, June 02, 2011

Sheet 36 of 104


**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**



5 S3 Power Reduction




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			ADAPTER	
Size	Document Number	Rev		
A3		Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet	37	of 104

DCin CONN

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size
A3


Document Number

Enrico/Caruso 15 HR


Rev
X01

Date: Thursday, June 02, 2011

Sheet	38	of	104
-------	----	----	-----



For actual location, need to be swap all pin



DV15 HR Vos GIGA HDMI NoSurge

SSID = Charger

EE need pull high and net name

0802 Rename H_PROCHOT#

27,42 H_PROCHOT#

PWR_CHG_CMPIN

PR4029 54K9R2F-L-GP

PQ4004 2N7002A-7-GP

CHG_AGIN

AD_IA_HW 27

PWR_CHG_CMPIN

PR4027 19K6R2F-GP

CHG_AGIN

PQ4003 2N7002A-7-GP

CHG_AGIN

CHG_AGIN

CHG_AGIN

CHG_AGIN

CHG_AGIN

CHG_AGIN

CHG_AGIN


ROSA

Adapter type	PR4023
65W	24K
90W	33.2K
130W	59K

EC code only BQ24707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

EE need check pull high



AD+_TO_SYS

DCBATOUT

PR4002 001R2512F-4-GP

PR4005 470K9R2J-2-GP

PR4003 10K9R2F-2-GP

PR4004 10K9R2F-2-GP

PR4005 470K9R2J-2-GP

PR4006 470K9R2J-2-GP

PR4007 470K9R2J-2-GP

PR4008 470K9R2J-2-GP

PR4009 470K9R2J-2-GP

PR4010 470K9R2J-2-GP

PR4011 470K9R2J-2-GP

PR4012 470K9R2J-2-GP

PR4013 470K9R2J-2-GP

PR4014 470K9R2J-2-GP

PR4015 470K9R2J-2-GP

PR4016 470K9R2J-2-GP

PR4017 470K9R2J-2-GP

PR4018 470K9R2J-2-GP


Charger Current=1.4~3.6A

DV15 HR Vos GIGA HDMI NoSurge



CHARGER BQ24707		
Size	Document Number	Rev
Custom	Enrico/Caruso 15 HR	X01
Date: Thursday, June 02, 2011	Sheet 40 of 104	

```
SSID = PWR.Plane.Regulator_5v3p3v
```




I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 2.2U PFCM0637-2R22M Cyntec 20mohm Isat =14Arms 68.2R210.20B
O/P cap: 3300u.3V M6.3*5.7 15mohm 3.16Arms Matsuki/77.53371.04L
H/S: TPC8061-H NC 8P / 21mohm/29mOhm@4.5Vgs/ 84.08061.A37
L/S: TPC8065-H NC 8P / 12.1mohm/17.4mOhm@4.5Vgs/ 84.08065.A37


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 2.20UH PCMC104T-2R2 Cyntec 7mohm Isat =27Arms 68.2R210.20C
O/P cap: 330U6.3V M6.3*5.7 15mOhm 3.16Arms Matsuki/77.53371.04L
H/S: TPC8061-H / 21mohm/30mOhm@4.5Vgs/ 84.08061.037
L/S: TPC8065-H / 12mohm/15mOhm@4.5Vgs/ 84.08065.037

DV15 HR Vos GIGA HDMI NoSurp




		Wistron Corporation 21F, 8F, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ISL95831 CPU CORE(1/3)			
Size A3	Document Number	Rev	
Enrico/Caruso 15 HR		X07	
Date:	Thursday, June 02, 2011	Sheet 42	of 104





TPS51218 for 1D05V



Design Current = 10.3A
16.27<OCP< 19.23A

$$V_{out} = 0.704V * (R1 + R2) / R2$$


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 2.20UH PCMC104T-2R2 Cyntec 7mohm Isat =27Arms 68.2R210.20C
O/P cap: 390U 2.5V M 6.3*5.7/ 10mOhm 3.87Arms Matsuki/79.3971V.30L
H/S: RJK03B9DPA/ POWERPAK-8/10.9mOhm/15.1mOhm@4.5Vgs/ 84.003B9.B37
L/S: RJK03D4DPA/ POWERPAK-8/ 4.6mOhm/5.6mohm@4.5Vgs/ 84.00034.A37

DV15 HR Vos GIGA HDMI NoSurge



Title			TPS51218 +1.05V VTT	
Size	Document Number	Enrico/Caruso 15 HR		Rev
A3				X01
Date:	Thursday, June 02, 2011	Sheet	45	of 104

SSID = PWR.Plane.Regulator 1p5v0p75v





74.51216.073

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE

PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.0UH PCMB104T-1R0M Cyntec 3mohm Isat =28Arms 68.1R01C.10Q
 O/P cap: 390U 2.5V M 6.3*5.7/ 10mOhm 3.87Arms Matsuki/79.3971V.30L
 H/S: RJK03B9DPA/ POWERPAK-8/10.9mOhm/15.1mOhm@4.5Vgs/ 84.003B9.B37
 L/S: RJK03D4DPA/ POWERPAK-8/ 4.6mOhm/5.6mohm@4.5Vgs/ 84.00034.A37

DV15 HR Vos GIGA HDMI NoSurge

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File

TPS51116 +1.5V SUS

Size A3 Document Number

Enrico/Caruso 15 HR


Date: Thursday, June 02, 2011 Sheet 46 of 104

Rev **X01**

SSID = PWR.Plane.Regulator_1D8V_S0

APW7153B for 1D8V_S0

+1.8V_RUN
Design current = 0.87A




I/P cap: 10U 6.3V M0603 X5R/ 78.10610.5BL
O/P cap: 22U 25V M0805 X5R/ 78.22610.51L
Inductor: 1.5U PCMC063T Cyntec 14mohm/15mohm Isat =18Arms 68.1R510.10K

DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51311 for 1D8V_S0		
Size	Document Number	Rev
A3	Enrico/Caruso 15 HR	X01
Date:	Thursday, June 02, 2011	Sheet 47 of 104

TPS51461 for VCCSA




DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

X01-20110307





LVDS CONNECTOR



INVERTER POWER



Camera Power




DV15 HR Vos GIGA HDMI NoSurge

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD Connector				
Size A3	Document Number Enrico/Caruso 15 HR			Rev X01
Date: Thursday, June 02, 2011		Sheet 49 of 104		



SSID = VIDEO

Layout Note:




- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



Hsync & Vsync






- AFTP5002 1 5V CRT_S0
- AFTP5003 1 CRT_DDCDATA_CON
- AFTP5004 1 CRT_DDCCLK_CON
- AFTP5005 1 CRT_R
- AFTP5006 1 CRT_G
- AFTP5007 1 CRT_B
- AFTP5008 1 CRT_HSYNC_CON
- AFTP5009 1 CRT_VSYNC_CON



DV15 HR Vos GIGA HDMI NoSurge


DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CRT Connector			
Size Custom	Document Number	Rev X01	
Date: Thursday, June 02, 2011	Sheet 50	of 104	

SSID = VIDEO





17 PCH_HDMI_CLK >>

17 PCH_HDMI_DATA <<>



HDMI CONN



Do Not Stuff

DY

84.03904.L06

2nd = 84.03904.P11

3rd = 84.03904.T11

HDMI_HPDI_B

HDMI_HPDI_E

HDMI_PCH_DET 17

Do Not Stuff


R5112 10KR2J-3-GP

R5125

R5111 150KR2J-L1-GP

Q5102 PMBS3904-1-GP

3D3V_S0



A00-20110530


DV15 HR Vos GIGA HDMI NoSurge




Title			Rev
HDMI Level Shifter/Connector			
Size	Document Number	Enrico/Caruso 15 HR	
A3		X01	
Date:	Thursday, June 02, 2011	Sheet 51 of 104	

SSID = SATA




SATA HDD Connector



ODD Connector




SUPPORT ZERO SATA ODD




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON

SSID = AUDIO


Speaker Connector




LINE1 OUT




MIC IN



Internal Microphone



- ### 10/100M Lan Transformer




Reserved

Enrico/Caruso 15 HR


Sheet 59 of 104

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number

Enrico/Caruso 15 HR



Rev
X01

Date: Thursday, June 02, 2011



Sheet	60	of	104
-------	----	----	-----

SSID = USB



Left USB Power x1



Right USB Power x2



Pitch=0.5mm



DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

USB Power SW

Size Document Number


Enrico/Caruso 15 HR

Date: Thursday, June 02, 2011 Sheet 61 of 104

Rev X01

SSID = Wireless

Mini Card Connector(802.11b/g/n)



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number

Enrico/Caruso 15 HR

Rev


X01

Date: Thursday, June 02, 2011


Sheet 65 of 104

SSID = User.Interface


Power BTN Connector




Power LED




Battery LED



WLAN_LED



HDD LED



LED Location from left to right
(MB, Top View)

LED3 PWR LED2 HDD LED1 Battery LED4 WiFi



DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED Bard/Power Button
Size	Document Number	Rev	
A3		X01	
Date:	Thursday, June 02, 2011	Sheet	68 of 104

Internal KeyBoard Connector



TouchPad Connector



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

Document Number


Rev

Enrico/Caruso 15 HR

X01

Date: Thursday, June 02, 2011

Sheet 69 of 104





DV15 HR Vos GIGA HDMI NoSurge


DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A3	Document Number		Rev X01
Date: Thursday, June 02, 2011			
Sheet 71		of 104	

SSID = SDIO

SD/MMC/MS Card Reader



X01-20110315





DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SD/MS/MMC Card CONN	
Size	Document Number	Rev		
A3		Enrico/Caruso 15 HR		X01
Date: Thursday, June 02, 2011		Sheet	74	of 104

SSID = Mechanical




DV15 HR Vos GIGA HDMI NoSurge

Huron River Platform Power Sequence


(AC mode)

red word: KBC GPIO




(DC mode)

red word: KBC GPIO





Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM




Power Up Sequence: -8 ~ 15


DV15 HR Vos GIGA HDMI NoSurge




PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

