



R09/A 17" OPT BLOCK DIAGRAM



PCB STACK UP

6L DIS

- LAYER 1 : TOP
- LAYER 2 : GND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : BOT




Function	IC	SMBus Address
DDR3	JDIM1A	A0
	JDIM2A	A4
Thermal IC	G781-1P8	1001101xb (9Ah)
	EMC1422	1001100xb (98h)
Charge IC	BQ24707ARGRR	0b00010010 (0x12)
Battery	Battery	16h
Fall Sensor	LNG3DM	01010000 (50h)


USB Master	Port Assignment
USB0	External port#1 (USB3.0)
USB1	External port#2 (USB3.0 / Power share)
USB2	External port#3 (USB3.0)
USB3	External port#4 (USB3.0)
USB4	MiniCard 1 (WLAN/BT/WiMAX)
USB5	NC
USB6	X(FOR HM77)
USB7	X(FOR HM77)
USB8	Fingerprint
USB9	NC
USB10	Card Reader
USB11	Express Card
USB12	Camera
USB13	NC

SATA Master	Port Assignment
SATA0	HDD Main
SATA1	HDD Second
SATA2	mSATA
SATA3	ODD
SATA4	NC
SATA5	NC

PCIE Master	Port Assignment
PCIE 1	WLAN
PCIE 2	NC
PCIE 3	NC
PCIE 4	NC
PCIE 5	LAN
PCIE 6	NC
PCIE 7	NC
PCIE 8	NC



Battery Mode





A




Size	Document Number	Rev
	Ivy Bridge 1/5	3A
Date:	Monday, March 05, 2012	Sheet 6 of 58


Ivy Bridge Processor (CLK,MISC,JTAG)



Follow #DG1.5 471984 P128
DDR Power Gating Topology




Follow #DG1.5 471984 P130
DRAMRST# Routing Illustration




Quanta Computer Inc.
PROJECT : R09A

Ivy Bridge Processor (DDR3)



Ivy Bridge Processor (GND)

Ivy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP





Quanta Computer Inc.







PROJECT : R09A

Size: Document Number: Ivy Bridge 5/5





Date: Saturday, March 03, 2012 Sheet 10 of 58


H=9.2mm,RVS






0.22uF AC coupling Caps for PCIE GEN1/2/3
0.1uF AC coupling Caps for PCIE GEN1/2





N13P-GT

	N13P-GT-OPT	N13P-GT-DIS
ROM_SCLK	5K-PU	5K-PU
ROM_SO	10K-PU	10K-PU
ROM_SI	GDDR5	GDDR5
	Hynix-128MX16 ⁵ 25K-PD	Hynix-128MX16 ⁵ 25K-PD
	Samsung-128Mx16-30K-PD	Samsung-128Mx16-30K-PD
STRAP-1	5K-PD	5K-PD
STRAP-2	10K-PD	10K-PD
STRAP-3	5K-PD	15K-PD
STRAP-4	45K-PD	45K-PD



N13P-GV

For N13P-GV-B-A2, the n/w strap setting must be modified as below

ROM_SO PD 10K
ROM_SI PD 10K
ROM_SCLK PD 10K
Strap 4 PD 10K

For Hynix 128MX16 GDDR5
Strap 3 PD 10K
Strap 2 PU 10K
Strap 1 PD 10K
Strap 0 PD 10K


For Samsung 128MX16 GDDR5
Strap 3 PD 10K
Strap 2 PU 10K
Strap 1 PD 10K
Strap 0 PD 10K

Default: Hynix VRAM (0100) VRAM Configuration Table

RAMCFG [3:0]	DESCRIPTION	Vendor	Quanta P/N	Vendor P/N	ROM_SI
0100	GDDR5 128Mx16, 2500MHz	Hynix	AKG5MWUW14	H5GQ2H24MFR-T2C	PD 25K
0101	GDDR5 128Mx16, 2500MHz	Samsung	AKG5MWDT509	K4G20325FD-F	PD 30K

SOR_EXPOSED[3:0]		STRAP3
0000	Optimus	PD 5K
0010	Discret only	PD 15K

Display conifauration table




GPIO	I/O	ACTIVE	USAGE
0	OUT	N/A	NVDD VID4
1	OUT	N/A	NVDD VID3
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID1
6	OUT	N/A	NVDD VID2
7	OUT	N/A	3D VERSION LEFT/RIGHT SIGNAL
8	I/O	LOW	OVERT
9	I/O	LOW	ALERT
10	OUT	N/A	MEMORY VREF CONTROL
11	OUT	N/A	NVDD VID0
12	IN	N/A	PWR_LEVEL
13	OUT	N/A	NVDD VID5

Quanta Computer Inc.
PROJECT : R09T

Size Document Number

N13P-GT (GPIO&STRAPS) 4/5


Date: Wednesday, March 21, 2012 Sheet 16 of 57 Rev 2B





	Output	VID0	VID1	VID2	VID3	VID4	VID5
N13P-GV(QS)	0.875V	0	1	0	0	1	1
N13P-GT(QS)	0.9V	0	0	0	0	1	1

GT : R362 POP
GV : R362 NC

LOWER HALF





UPPER HALF




LOWER HALF



UPPER HALF



Cougar Point/Panther Point (DMI,FDI,PM)




PCH Pull-high/low(CLG)



On Die DSW VR Enable


High = Enable (Default)

Low = Disable





PROJECT : R09A

Cougar Point/Panther Point (GND)





Cougar Point/Panther Point (HDA, JTAG, SATA)










PCH Strap Table

Pin Name	Strap description	Sampled	Configuration	Note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	NC
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	NC
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R162 1 330K 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R134 1 1K 4 ACZ_SYNC R



Cougar Point-M/Panther Point (PCI,USB,NVRAM)



USB3.0




CPT_PPT_HM77




Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>Bit 0</th><th>Bit 1</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										
Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]												
DF_TV5	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm									

The diagram illustrates a circuit for termination voltage. It features two resistors, R216 (2.2K) and R214 (1K), connected in parallel to a common node. This node is connected to the DF_TV5 pin and the H_SNB_IVB# pin. The circuit is powered by +1.8V_RUN. A red box labeled [25] is also shown.




U13B Cougar Point-M/Panther Point (PCI-E, SMBUS, CLK)



	Configurable as a GPIO or as a programmable output clock which can be configured as one of the following:
CLKOUTFLEX0 /GPIO64	- 33 /27 /48/ 14.318 MHz / DC Output logic '0'
CLKOUTFLEX1 /GPIO65	unsupported clock output value (Default) / 27/ 14.318 MHz output to SIO/EC /48/24 MHz
CLKOUTFLEX2 /GPIO66	- 33/25/27/48/24/14.318 MHz / DC Output logic '0'
CLKOUTFLEX3 /GPIO67	- 27/14.318 output to SIO/48/24 MHz (Default)



SMBus/Pull-up(CLG)




Quanta Computer Inc.
PROJECT : R09A

Size	Document Number	Rev
	Panther Point 5/7	3A
Date:	Wednesday, February 08, 2012	Sheet 24 of 58

Cougar Point/Panther Point (GPIO,VSS_NCTF,RSVD)




Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



CHECK LIST:
When Unused as GPIO or SATA*GP - Use 8.2K-10K pull-down to ground.



+3.3V_RUN





BMBUSY#:
If not used, require a weak pull-up
(8.2- KΩ to 10 kΩ) to Vcc3_3.
CRB(V1.0)P28: it has 1K PU and
100 ohm on this net for validation purpose.

HOST_ALERT#1 R170 1 2 1K 4

+3.3V_SUS

Intel ME Crypto Transport Layer
Security (TLS) cipher suite
Low = Disable (Default)
High = Enable


MFG-TEST







Quanta Computer Inc.
PROJECT : R09A


Size	Document Number	Rev
	Panther Point 6/7	3A
Date:	Wednesday, February 08, 2012	Sheet 25 of 58

Cougar Point/Panther Point (POWER)





Backlight Control




EMC Reserve




Place R close to pin of LCD connector, J1

Normal Panel - 40pin




3D Panel - DIS turbo - 40pin




Quanta Computer Inc.
PROJECT : R09A

VGA





DIS: EXT POP
UMA/OPT: INT POP



DIS: EXT POP
UMA/OPT: INT POP

Layout Note:
Setting R,G,B treac
impedance to 50 ohm.





HDMI W/O Re-driver

DIS HDMI







[15] EXT_HDMI_TXP2	EXT_HDMI_TXP2	C239	1	2	0.1U/16V 4 DIS	HDMI TX2+ R
[15] EXT_HDMI_TXN2	EXT_HDMI_TXN2	C237	1	2	0.1U/16V 4 DIS	HDMI TX2- R
[15] EXT_HDMI_TXP1	EXT_HDMI_TXP1	C236	1	2	0.1U/16V 4 DIS	HDMI TX1+ R
[15] EXT_HDMI_TXN1	EXT_HDMI_TXN1	C235	1	2	0.1U/16V 4 DIS	HDMI TX1- R
[15] EXT_HDMI_TXP0	EXT_HDMI_TXP0	C241	1	2	0.1U/16V 4 DIS	HDMI TX0+ R
[15] EXT_HDMI_TXN0	EXT_HDMI_TXN0	C244	1	2	0.1U/16V 4 DIS	HDMI TX0- R
[15] EXT_HDMI_TXCP	EXT_HDMI_TXCP	C250	1	2	0.1U/16V 4 DIS	HDMI CLK+ R
[15] EXT_HDMI_TXCN	EXT_HDMI_TXCN	C247	1	2	0.1U/16V 4 DIS	HDMI CLK- R

OTP/UMA HDMI

[21] INT_HDMI_TXP2_C	INT_HDMI_TXP2_C	C240	1	2	*0.1U/16V 4 UO NC	HDMI TX2+ R
[21] INT_HDMI_TXN2_C	INT_HDMI_TXN2_C	C238	1	2	*0.1U/16V 4 UO NC	HDMI TX2- R
[21] INT_HDMI_TXP1_C	INT_HDMI_TXP1_C	C232	1	2	*0.1U/16V 4 UO NC	HDMI TX1+ R
[21] INT_HDMI_TXN1_C	INT_HDMI_TXN1_C	C226	1	2	*0.1U/16V 4 UO NC	HDMI TX1- R
[21] INT_HDMI_TXP0_C	INT_HDMI_TXP0_C	C242	1	2	*0.1U/16V 4 UO NC	HDMI TX0+ R
[21] INT_HDMI_TXN0_C	INT_HDMI_TXN0_C	C246	1	2	*0.1U/16V 4 UO NC	HDMI TX0- R
[21] INT_HDMI_TXCP_C	INT_HDMI_TXCP_C	C252	1	2	*0.1U/16V 4 UO NC	HDMI CLK+ R
[21] INT_HDMI_TXCN_C	INT_HDMI_TXCN_C	C249	1	2	*0.1U/16V 4 UO NC	HDMI CLK- R




HDMI Conn.




HDMI HPD

HDMI_HP spec
VinH_min=2.0V




Quanta Computer Inc.
PROJECT : R09A

CODEC




Subwoofer Amp



Speaker Amp.



R491,R495,R494,R496 default NC

APA2613 is P2P to TI TPA3113





Cardreader (RTS5179GR) Support SD3.0 USH50

For INSPIRON Placement (R09,R09A,R09T)





NA



SP1	SD WP	MS CLK
SP2	SD D1	MS INS#
SP3	SD D0	MS D7
SP4	SD D7	MS D3
SP5	SD CD#	MS D0
SP6	SD CLK	MS D2
SP8	SD D5	MS D0
SP9	SD D5	MS D0
SP10	SD CMD	MS D0
SP12	SD D3	MS D1
SP13	SD D2	MS D5
SP14	SD D2	MS BS

Share Pin




3-axis Fall Sensor - NC



SA0 is low: I2C device address is 00110000 (30h)
SA0 is high: I2C device address is 00110010 (32h)



HDDX2

Main - For Turbo




Default C351, C430 POP



Default C334, C432 POP



Second - For Inspiron




ODD






Place caps close to connector.

Support Zero power ODD




USB3.0x1 with Power share




	R249	mA
OC limitation	100k ohm	480
	22.1k ohm	2171

Applied Now


USBP0_BUS_SW_CB0	Mode	Operating at
Low	DCP, Auto-detect	S3/S4/S5, 1.5 A
High	CDP, BC Spec 1.1	S0, 1.5 A






USB 3.0 ESD




USB 2.0 ESD



USB3.0x1



Quanta Computer Inc.
PROJECT : R09A




CPU BLEKET


CPU NUT
MBIM3001010

mSATA NUT
MBIM3001010

WLAN NUT
FBFM8001010




Near H14




Near H22

Near
C423/ESD2/H8/PR204/PR235/pq20/PL5/PC121/H10/R334/PL7/EC45



Spring



AOI label


AOI LABEL on 31 header

PPID label

PPID LABEL on 31 header

AOI label

AOI LABEL on 31 header




Board ID Straps			
BD1	000	0.5V PU 100K	Inspiron UMA
001	1.0V PU 45.3K	Inspiron Optimus	
010	1.5V PU 24.3K	Inspiron DIS (ROA)	
011	2.0V PU 12K	Vostro UMA	
100	2.5V PU 6.49K	Vostro Optimus	
101	3.0V PU 1.65K	Inspiron Turbo OPT	
111	0V non-PU	Inspiron Turbo DIS	


Board ID Straps			
B00	000	0.5V PU 100K	SSI (X00)
001	1.0V PU 45.3K	PT (X01)	
010	1.5V PU 24.3K	ST (X02)	
011	2.0V PU 12K	OT (A00)	
100	2.5V PU 6.49K	(A01)	
101	3.0V PU 1.65K	(A02)	

FLASH / RTC


For EC 64Mbit (8M Byte)



For PCH 64Mbit (8M Byte)




RTC




Double, 25'C, Vf=0.4V, If=25mA
one, 25'C, Vf=0.35V, If=15.8mA

Touch Pad CONNECTOR




KEYBOARD CONNECTOR




Key board illumination

+KB_LED power trace width >10 mil




INSPIRON	NC
INSPIRON Turbo	POP




Layout Note: 100P CAPS CLOSE TO JKB1

HOT_KEY2 support Pre-Boot Recovery



INSPIRON: R385 pop, D8 NC

Hot key BOARD




Quanta Computer Inc.
PROJECT : R09A

Size	Document Number	Rev
		3A
Date:	Wednesday, February 08, 2012	Sheet 42 of 58

For USB charger usage

3V ALW ON POWER LOGIC




THERMAL IC


For GPU use

DIS/OPT:POP
UMA:NC


6781-1P8
SMBus address is 1001101xb (9Ah) (x is R/W bit).



DIS : POP
OPT: NC




FAN CONN



For CPU use

Closed to CPU

Low cost
EMC1422 pin to pin NCT7718W
NCT7718W
Quanta PN: AL007718000




- 1.Place C1340 close to NCT7718W
- 2.Place C1339 close to Q81
- Total capacitance between D+/D- is 2200pF(max)
- if use 2200pF for C1340, then C1339 should be dummy

NCT7718W SMBus address is 1001100xb (98h) (x is R/W bit).

SYS_SHD#	2K	7.5K	10.5K	14K	18.7K
ALERT#	2K	77'C	87'C	97'C	107'C
7.5K	79'C	89'C	99'C	109'C	119'C
10.5K	81'C	91'C	101'C	111'C	121'C
14K	83'C	93'C	103'C	113'C	123'C
18.7K	85'C	95'C	105'C	115'C	125'C

EMC1422 SMBus address is 1001_100xb (98h) (x is R/W bit).


SYS_SHD#	4.7K	6.8K	10K	15K	22K	33K
ALERT#	4.7K	77'C	83'C	89'C	95'C	101'C
6.8K	78'C	84'C	90'C	96'C	102'C	108'C
10K	79'C	85'C	91'C	97'C	103'C	109'C
15K	80'C	86'C	92'C	98'C	104'C	110'C
22K	81'C	87'C	93'C	99'C	105'C	111'C
33K	82'C	88'C	94'C	100'C	106'C	112'C




EMC1422
OTP 85 degree : R996 = 10K, R997 = 6.8K
OTP 90 degree : R996 = 6.8K, R997 = 10K




Quanta Computer Inc.
PROJECT : R09A




Power




Bluetooth / WLAN on/off LED




Battery




HDD activity LED.





Quanta Computer Inc.
PROJECT : R09A




TPS51125A TONSEL Connection and Switching Frequency				
Ton	REG5	REG3	VREF	GND
Channel1 Fs	365 kHz	300 kHz	245 kHz	200 kHz
Channel2 Fs	460 kHz	375 kHz	305 kHz	250 kHz






Depop for A7-UMA
Depop for GLK-UMA


+3.3V_GFX
Max Current : 470mA



+1.05V_GFX
current : 3.76A




Quanta Computer Inc.
PROJECT : R09




+1.0V_VCCIO
1.05 Volt DC +/- 2%
TDC : 13.4A
OCP : 18.5A
freq=400k


For EA test	
R1	10_4
R2	10_4
R3	NC
R4	NC
R5	NC
R6	NC
R7	NC



VCCSA_VID1	VCCSA_VID0	VCCSA_CORE	For EA test	
Low	Low	0.9V	R1	100_4
High	Low	0.8V	R2	NC
Low	High	0.725V	R3	NC
High	High	0.675V	R4	NC





$$VOUT = 0.6(1+R1/R2)$$






Location	A7-UMA A7-OPT (2+1phase)	A7 Turbo-DIS (3phase)	GLK-UMA GLK-OPT (3+2phase)
R1	P/N: CS32432FB01	P/N: CS32372FB05	P/N: CS32372FB05
R2	P/N: CS31242FB05	P/N: CS32102FB14	P/N: CS32102FB14
R3	depop	P/N: CS41302FB01	P/N: CS41302FB01
R4	P/N: CS34122FB19	P/N: CS37322FB14	P/N: CS37322FB14
R5	P/N: CS32552FB03	depop	P/N: CS33602FB07
R6	depop	P/N: CS25112FB15	P/N: CS25112FB15
C1	depop	P/N: CH34702KB10	P/N: CH34702KB10
R7	depop	depop	P/N: CS25112FB15
C2	depop	depop	P/N: CH34702KB10
R8	depop	depop	P/N: CS35762FB11
R9	P/N: CS31582FB12	depop	P/N: CS32152BB00
R10	P/N: CS32432FB01	P/N: CS00002JB38	P/N: CS32402FB15
R11	depop	P/N: CS00002JB38	depop
R12	P/N: CS00002JB38	P/N: CS00002JB38	depop
R13	P/N: CS00002JB38	depop	depop
C3	P/N: CH21006JB10	P/N: CS00002JB38	P/N: CH21006JB10
C4	P/N: CH01006JB08	P/N: CS00002JB38	P/N: CH01006JB08
C5	P/N: CH21006JB10	P/N: CS00002JB38	P/N: CH21006JB10
R14	P/N: CS15102FB19	P/N: CS00002JB38	P/N: CS15102FB19
C6	P/N: CH21006JB10	P/N: CS00002JB38	P/N: CH21006JB10
R15	P/N: CS28252FB15	P/N: CS00002JB38	P/N: CS28252FB15
R16	depop	P/N: CS00002JB38	depop
R17	P/N: CS25112FB15	depop	P/N: CS25112FB15
C7	P/N: CH34702KB10	depop	P/N: CH34702KB10
R18	P/N: CS00003J951	depop	P/N: CS00003J951
C8	P/N: CH4224K9904	depop	P/N: CH4224K9904
R19	P/N: CS00002JB38	depop	P/N: CS00002JB38
R20	P/N: CS00002JB38	depop	P/N: CS00002JB38
R21	P/N: CS01002JB22	depop	P/N: CS01002JB22
R22	P/N: CS21002FB24	depop	P/N: CS21002FB24
C9	P/N: CH03306JB04	depop	P/N: CH03306JB04
R23	P/N: CS01002JB22	depop	P/N: CS01002JB22
R24	P/N: CS22002FB19	depop	P/N: CS22002FB19

Location	A7-UMA A7-OPT (2+1phase)	A7 Turbo-DIS (3phase)	GLK-UMA GLK-OPT (3+2phase)
C13	P/N: CH4103K1B08	depop	P/N: CH4103K1B08
C14	P/N: CH4103K1B08	depop	P/N: CH4103K1B08
C15	P/N: CH21006JB10	depop	P/N: CH21006JB10
R28	P/N: CS35762FB11	depop	P/N: CS35762FB11
R29	P/N: CU422090000	depop	P/N: CU422090000
R30	P/N: CS37502FB12	depop	P/N: CS37502FB12
R31	P/N: CS41652FB14	depop	P/N: CS41652FB14
C16	P/N: CH18206KB11	depop	P/N: CH18206KB11


CPU Power



Depop for A7-UMA
Depop for A7-OPT





QC 45W CPU
VID1=0.9V
IccMax=94A
IccDyn=56A
IccTDC=52A
R_LL=1.9m ohm
OCP=110A




pop for GLK UMA
pop for GLK OPT

pop for A7-UMA
pop for A7-OPT



QC 45W GT2
VID1=1.23V
IccMax=46A
IccDyn=37A
IccTDC=38A
R_LL=3.9m ohm
OCP=55A



	A7-UMA GLK-UMA		A7-OPT A7 Turbo-DIS GLK-OPT	
Adapter type	65W	90W	90W	130W
ADAPT_TRIP_SET	0	1	0	1
SETTING CURRENT	3.7A	5.6A	5.6A	7.6A
R3	P/N:CS33902FB16		P/N:CS37872FB07	
R4	P/N:CS42202FB10		P/N:CS41002FB28	
R5	P/N:CS36492FB17		P/N:CS41202FB17	
R7	P/N:CS52003F911		P/N:CS52202JB00	

Depop for A7-UMA
Depop for GLK-UMA

N13XXX2

	D6PU_VID3	D6PU_VID2	D6PU_VID1
0.85V	1	0	1
0.95V	0	1	1
1.0V	0	1	0

N13XXX1

	D6PU_VID3	D6PU_VID2	D6PU_VID1
0.825V	1	0	1
0.975V	0	1	0
1.0V	0	0	1

+VCC_GFX_CORE
F_s=400K
Dis = 30A
Turbo =42A
Dis OC=42A
Turbo OC=60A

PR130 pop; PR135, PR242 depop for Nvidia QS sample

Need confirm with EE or not have pull high resistor for PG.

PUT COLSE TO +VCC_GFX_CORE Phase 1 Inductor


Depop for A7-OPT
Depop for GLK-OPT

Location	A7-OPT GLK-OPT (2phase)	A7 Turbo-DIS (3phase)
R5	P/N: CS41202FB17	P/N: CS37872FB15
R6	P/N: CS46492FB00	P/N: CS45622FB11
R7	P/N: CS21402FB02	P/N: CS22152FB07
R8	Depop	P/N: CS42742FB00
R9	P/N: CS00002JB38	Depop
R10	Depop	P/N: CS00002JB38

Location	A7-OPT GLK-OPT (2phase)	A7 Turbo-DIS (3phase)
R5	P/N: CS41202FB17	P/N: CS37872FB15
R6	P/N: CS46492FB00	P/N: CS45622FB11
R7	P/N: CS21402FB02	P/N: CS22152FB07
R8	Depop	P/N: CS42742FB00
R9	P/N: CS00002JB38	Depop
R10	Depop	P/N: CS00002JB38


DB CONNECTOR

RJ45 + USB 3.0* 2



Vostro - NA

Fingerprint



Power button board

