DW70 CALPELLA N11P-GE1 Schematics

uFCPGA Mobile Arrandale/Clarksfield

Intel Ibex Peak-M

2009-09-03

REV : SA

DY : Nopop Component
UMA : Pop when schematic is UMA
DIS : Pop when schematic is DIS
ARD : Pop when schematic is Arrandale
CFD : Pop when schematic is Clarksfield

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Cover Page*

Size: Custom | Document Number: *Vostro Calpella* | Rev: *SA*

Date: Thursday, September 03, 2009 | Sheet 1 of 90

Winery CALPELLA Block Diagram

Project code : 91.4RU01.001
Part Number : 48.4RU06.0SA
PCB P/N : 09290
Revision : SA

PCB LAYER

L1: Top
L2: VCC
L3: Signal
L4: Signal
L5: GND
L6: Bottom

Clock Generator
SLG8SP585 7

VRAM(gDDR3)
64Mbx16x8 (1GB)
84,85,89,90

VRAM

Nvidia
N11P-GE1(40nm)
80,81,82,83

100MHz/
2.5Gbps
PCIe x 16
Bandwidth
:8GB

Intel CPU
Arrandale
Clarksfield
8,9,10,11,12,13,14

DDRIII Channel A
Arrandale 800/1066MHz
Clarksfield 1066/1333MHz

DDRIII DM1 18
Arrandale 1066MHz
Clarksfield 1333MHz

DDRIII Channel B
Arrandale 800/1066MHz
Clarksfield 1066/1333MHz

DDRIII DM2 19
Arrandale 1066MHz
Clarksfield 1333MHz

HDMI 57
CRT 55
LCD 54

HDMI
RGB CRT
LVDS

Switchable

(Dual Channel)

DMIx4
FDI

Intel
PCH

14 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
SATA ports (6)
PCIE ports (8)
LPC I/F
ACPI 1.1
PCI/PCI BRIDGE
20,21,22,23,24,25,26,27,28

PCIE x 1
10/100/1000LOM
RTL8111DL
RJ45 CONN
(On LAN board)

Power SW
TPS2231R
New Card
(On I/O board)

PCIE
100MHz
2.5Gbps
PCIE x 1
USB 2.0 x 1

Mini-Card
802.11a/b/g/n 64

Touch Panel
(On LAN board)

Left Side:
USB x 2
63

Right Side:
USB x 2
(On LAN board)

CAMERA
(Option) 73

Bluetooth
(On Audio board)

Biometric 78

USB 2.0
480Mbps

SM Bus
400KHz

Free fall sensor 40

LPC Bus
33MHz

TPM CONN 76

DEBUG BOARD
GOLDEN FINGER 70

1394 Connector

(8 in 1)SD/MMC
MS/MS Pro/xD

(On I/O board)

CardReader
1394

RICOH
R5U230

PCIE
100MHz
2.5Gbps

Digital Mic Array
(Option)

MIC IN
HP OUT

(On Audio board)

HD AUDIO
CODEC
OP AMP

IDT
92HD81-UA

HD AUDIO

2CH SPEAKER

SATA, USB
SATA
SPI

USB,ESATA
Multi-Port x1 63

ODD
HDD 59

Flash ROM
4MB

Flash ROM
256kB 62

KBC
NUVOTON
NPCE781BA0DX 37

SPI
SM Bus

Touch
PAD 68

Int.
KB 68

Thermal
& Fan
EMC2102 39,58

Capacity Board

UMA

CPU DC/DC ISL62883 47,48	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC TPS51125 46	
INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC TPS51116 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF

SYSTEM DC/DC ADP3211 53	
INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

SYSTEM DC/DC TPS51218 86	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE

CHARGER BQ24745 45	
INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

SYSTEM DC/DC TPS51218 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT

SYSTEM DC/DC TPS51117 52	
INPUTS	OUTPUTS
+PWR_SRC	+1.05V_PCH

LDO APL5930 51	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN

LDO RT9025 87	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Block Diagram

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 2 of 90



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Power Block Diagram

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 3 of 90

PCH SMBus Block Diagram



KBC SMBus Block Diagram



VGA SMBus Block Diagram



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: SMBUS Block Diagram

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 4 of 90

Thermal Block Diagram



Audio Block Diagram



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Thermal/Audio Block Diagram	
Size: Custom	Document Number: Vostro Calpella	Rev: SA
Date: Tuesday, September 08, 2009	Sheet 5 of 90	

PCH Strapping

Calpella Schematic Checklist Rev.1_6

Name	Schematics Notes
SPKR	**Reboot option at power-up** **Default Mode:** Internal weak Pull-down. **No Reboot Mode with TCO Disabled:** Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/ GPIO55	**Default Mode:** Internal pull-up. **Low (0) = Top Block Swap Mode** Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	**High (1) = Integrated VRM is enabled** **Low (0) = Integrated VRM is disabled** **Note:** CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	**Default (SPI):** Leave both GNT0# and GNT1# floating. No pull up required. **Boot from PCI:** Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. **Boot from LPC:** Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	**Default - Internal pull-up.** **Low (0)**= Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	**Enable Intel Anti-Theft Technology:**Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. **Disable Intel Anti-Theft Technology:**Left floating, no pull-down required.
NV_ALE	**Enable Intel Anti-Theft Technology:**Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.[CRB has it pulled up with 1-kΩ no-stuff resistor] **Disable Intel Anti-Theft Technology:**Leave floating. (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	**Low (0)-** Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. **High (1)--**Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. CRB recommends 1-kΩ pull-down for FD Override. **Note:** There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	**Low (0)-**Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality **High (1)--**Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality **Note:** This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	**Default = Do not connect (floating). Internal pull-up.** High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping

Calpella Schematic Checklist Rev.1_6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	**Embedded DisplayPort Presence**	**1:** Disabled - No Physical Display Port attached to Embedded DisplayPort. **0:** Enabled - An external Display Port device is connected to the Embedded Display Port.	**1**
CFG[3]	**PCI-Express Static Lane Reversal**	**1:** Normal Operation. **0:** Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	**1**
CFG[0]	**PCI-Express Configuration Select**	**1:** Single PCI-Express Graphics **0:** Bifurcation enabled	**1**

PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	NC
LANE5	New Card

USB Table

USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Touch Panel
10	Biometric
11	CAMERA
12	New Card
13	WLAN

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Table of Content

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 6 of 90

68.00119.131 0603
68.00084.521 0805

+3.3V_RUN
R708 0R3J-0-U-GP
C701 SC1U10V2KX-1GP
C702 SC10U10V5ZY-1GP
C703 SCD1U10V2KX-4GP
C704 SCD1U10V2KX-4GP
C705 SCD1U10V2KX-4GP
C707 SCD1U10V2KX-4GP
C708 SCD1U10V2KX-4GP
+3.3V_RUN_SL585

+1.05V_PCH
R709 0R3J-0-U-GP
C709 SC1U10V2KX-1GP
C710 SC10U10V5ZY-1GP
C711 SCD1U10V2KX-4GP
C712 SCD1U10V2KX-4GP
+1.05V_RUN_SL585_IO

U701
SLG8SP585VTR-GP

VGA 27M	R706	R710
SS	DY	Mount
NON-SS	Mount	DY

RN701 SRN0J-6-GP
RN702 SRN0J-6-GP
RN703 SRN0J-6-GP
RN704 SRN0J-6-GP
TP0701 TP702 Do Not Stuff

1st Silego 71.08585.003
2nd ICS 71.93197.003

X701 X-14D31818M-37GP
C714 SC12P50V2JN-3GP
C715 SC12P50V2JN-3GP

R704 4K7R2J-2-GP
R707 10KR2J-3-GP

FSC	0	1
SPEED	133MHz (Default)	100MHz

R705 10KR2J-3-GP
CK_PWRGD
2N7002A-7-GP Q701
2009/07/28
Change 2N7002 ESD pretect from standard to 1KV type
P/N:84.2N702.E31

2009/07/15
Added R,C For CLK_VGA_27M EMI
R749 0R2J-2-GP
C718 SC4D7P50V2CN-1GP

EC701 SC4D7P50V2CN-1GP

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Clock Generator SLG8SP585
Size: Document Number: Vostro Calpella
Rev: SA
Date: Tuesday, September 08, 2009 Sheet 7 of 90



Calpella Platform Design Guide
Revision 1.6

Page 89

2.4 Arrandale Graphics Disable Guideline

It applies to Arrandale and Clarksfield discrete graphic designs.

FDI_TX[7:0] and FDI_TX#[7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).

CPU SKT:1st:Molex P/N:62.10053.561
2nd:Foxconn P/N:62.10055.321

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (PCIE/DMI/FDI)**

Size	Document Number	Rev
	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 8 of 90



425302_425302_Calpella_S3PowerReduction_WhitePape Revision 0.9



Normal

	R919	R920	R977
AUB	1.27k	3k	1.6k(DY)
CFD	1.1k	3k	1.5k(DY)

S3 Power Reduction circuit

	R919	R920	R977
AUB	1.1k(DY)	0.75k	1.6k
CFD	1.1k(DY)	0.75k	1.5k

XDP Connector





Scan Chain (Default)	Stuff --> R921, R924, R926 No Stuff --> R922, R925
CPU Only	Stuff --> R921, R922 No Stuff --> R924, R926, R925
GMCH Only	Stuff --> R926, R925 No Stuff --> R921, R922, R924

JTAG MAPPING

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (THERMAL/CLOCK/PM)

Size	Document Number	Rev
	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 9 of 90



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***CPU (DDR)***

Size | Document Number: ***Vostro Calpella*** | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 10 of 90





PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled

DIS改5%



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Calpella Platform Design Guide
Revision 1.6

4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L_DDC_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482,486



CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor shouble be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (RESERVED)

Size | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 11 of 90



Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: CPU (VCC_CORE)		
Size	Document Number: Vostro Calpella	Rev: SA
Date: Tuesday, September 08, 2009	Sheet 12 of 90	



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (VCC_GFXCORE)

Size | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 13 of 90





UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	***CPU (VSS)***	
Size	Document Number: ***Vostro Calpella***	Rev: ***SA***
Date: Tuesday, September 08, 2009	Sheet 14 of 90	

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Reserved*

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 15 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Reserved*

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 16 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size: A3 | Document Number: *Vostro Calpella* | Rev: *SA*

Date: Tuesday, September 08, 2009 | Sheet 17 of 90

SSID = MEMORY

10 M_A_DQS#[7..0]
10 M_A_DQ[63..0]
10 M_A_DM[7..0]
10 M_A_DQS[7..0]
10 M_A_A[15..0]

Layout Note:
Place near DM1

+1.5V_SUS
C1803 SC1U6D3V5MX-3GP
C1804 SC1U6D3V5MX-3GP
C1812 SC1U6D3V5MX-3GP
C1802 SC1U6D3V5MX-3GP
C1811 SC1U6D3V5MX-3GP
C1816 SC1U6D3V5MX-3GP
TC1803 ST330U2D5VBM-1-GP

Layout Note:
Put close to VTT1,VTT2.

+0.75V_DDR_VTT
C1814 SC1U10V2KX-1GP
C1813 SC1U10V2KX-1GP
C1815 SC1U10V2KX-1GP
C1801 SC1U10V2KX-1GP
C1823 SC10U6D3V5MX-3GP

+1.5V_SUS
C1872 SCD1U10V2KX-4GP
C1873 SCD1U10V2KX-4GP
C1874 SCD1U10V2KX-4GP
C1875 SCD1U10V2KX-4GP

2009/08/12
Follow Intel "425302_Calpella_S3PowerReduction_WhitePaper_Rev0.9. pdf" document.

+V_DDR_REF
R1803 ARD DR2J-2-GP
M_VREF_DQ_DIMM0 11
C1817 SCD1U16V2KX-3GP
C1805 SC2D2U10V3KX-1GP

+V_DDR_REF
C1810 SCD1U16V2KX-3GP
C1809 SC2D2U10V3KX-1GP
M_VREF_DQ_DIMM0

+0.75V_DDR_VTT
9,19 DDR3_DRAMRST#

DM1

M_A_A0	98	A0	
M_A_A1	97	A1	
M_A_A2	96	A2	
M_A_A3	95	A3	
M_A_A4	92	A4	
M_A_A5	91	A5	
M_A_A6	90	A6	
M_A_A7	86	A7	
M_A_A8	89	A8	
M_A_A9	85	A9	
M_A_A10	107	A10/AP	
M_A_A11	84	A11	
M_A_A12	83	A12	
M_A_A13	119	A13	
M_A_A14	80	A14	
M_A_A15	78	A15	
10 M_A_BS2	79	A16/BA2	
M_A_BS0	109	BA0	10 M_A_BS0
M_A_BS1	108	BA1	10 M_A_BS1
M_A_DQ0	5	DQ0	
M_A_DQ1	7	DQ1	
M_A_DQ2	15	DQ2	
M_A_DQ3	17	DQ3	
M_A_DQ4	4	DQ4	
M_A_DQ5	6	DQ5	
M_A_DQ6	16	DQ6	
M_A_DQ7	18	DQ7	
M_A_DQ8	21	DQ8	
M_A_DQ9	23	DQ9	
M_A_DQ10	33	DQ10	
M_A_DQ11	35	DQ11	
M_A_DQ12	22	DQ12	
M_A_DQ13	24	DQ13	
M_A_DQ14	34	DQ14	
M_A_DQ15	36	DQ15	
M_A_DQ16	39	DQ16	
M_A_DQ17	41	DQ17	
M_A_DQ18	51	DQ18	
M_A_DQ19	53	DQ19	
M_A_DQ20	40	DQ20	
M_A_DQ21	42	DQ21	
M_A_DQ22	50	DQ22	
M_A_DQ23	52	DQ23	
M_A_DQ24	57	DQ24	
M_A_DQ25	59	DQ25	
M_A_DQ26	67	DQ26	
M_A_DQ27	69	DQ27	
M_A_DQ28	56	DQ28	
M_A_DQ29	58	DQ29	
M_A_DQ30	68	DQ30	
M_A_DQ31	70	DQ31	
M_A_DQ32	129	DQ32	
M_A_DQ33	131	DQ33	
M_A_DQ34	141	DQ34	
M_A_DQ35	143	DQ35	
M_A_DQ36	130	DQ36	
M_A_DQ37	132	DQ37	
M_A_DQ38	140	DQ38	
M_A_DQ39	142	DQ39	
M_A_DQ40	147	DQ40	
M_A_DQ41	149	DQ41	
M_A_DQ42	157	DQ42	
M_A_DQ43	159	DQ43	
M_A_DQ44	146	DQ44	
M_A_DQ45	148	DQ45	
M_A_DQ46	158	DQ46	
M_A_DQ47	160	DQ47	
M_A_DQ48	163	DQ48	
M_A_DQ49	165	DQ49	
M_A_DQ50	175	DQ50	
M_A_DQ51	177	DQ51	
M_A_DQ52	164	DQ52	
M_A_DQ53	166	DQ53	
M_A_DQ54	174	DQ54	
M_A_DQ55	176	DQ55	
M_A_DQ56	181	DQ56	
M_A_DQ57	183	DQ57	
M_A_DQ58	191	DQ58	
M_A_DQ59	193	DQ59	
M_A_DQ60	180	DQ60	
M_A_DQ61	182	DQ61	
M_A_DQ62	192	DQ62	
M_A_DQ63	194	DQ63	
M_A_DQS#0	10	DQS0#	
M_A_DQS#1	27	DQS1#	
M_A_DQS#2	45	DQS2#	
M_A_DQS#3	62	DQS3#	
M_A_DQS#4	135	DQS4#	
M_A_DQS#5	152	DQS5#	
M_A_DQS#6	169	DQS6#	
M_A_DQS#7	186	DQS7#	
M_A_DQS0	12	DQS0	
M_A_DQS1	29	DQS1	
M_A_DQS2	47	DQS2	
M_A_DQS3	64	DQS3	
M_A_DQS4	137	DQS4	
M_A_DQS5	154	DQS5	
M_A_DQS6	171	DQS6	
M_A_DQS7	188	DQS7	
M_ODT0	116	ODT0	10 M_ODT0
M_ODT1	120	ODT1	10 M_ODT1
	126	VREF_CA	
	1	VREF_DQ	
	30	RESET#	
	203	VTT1	
	204	VTT2	

NP1		NP1	
NP2		NP2	
RAS#	110		M_A_RAS# 10
WE#	113		M_A_WE# 10
CAS#	115		M_A_CAS# 10
CS0#	114		M_CS0# 10
CS1#	121		M_CS1# 10
CKE0	73		M_CKE0 10
CKE1	74		M_CKE1 10
CK0	101	M_CLK_DDR0	M_CLK_DDR0 10
CK0#	103	M_CLK_DDR#0	M_CLK_DDR#0 10
CK1	102	M_CLK_DDR1	M_CLK_DDR1 10
CK1#	104	M_CLK_DDR#1	M_CLK_DDR#1 10
DM0	11	M_A_DM0	
DM1	28	M_A_DM1	
DM2	46	M_A_DM2	
DM3	63	M_A_DM3	
DM4	136	M_A_DM4	
DM5	153	M_A_DM5	
DM6	170	M_A_DM6	
DM7	187	M_A_DM7	
SDA	200	PCH_SMBDATA	PCH_SMBDATA 7,19,23,40,64
SCL	202	PCH_SMBCLK	PCH_SMBCLK 7,19,23,40,64
EVENT#	198		PM_EXTTS#0 9
VDDSPD	199		
SA0	197	SA0_DM1	
SA1	201	SA1_DM1	
NC#1	77		
NC#2	122		
NC#/TEST	125		
VDD1	75		
VDD2	76		
VDD3	81		
VDD4	82		
VDD5	87		
VDD6	88		
VDD7	93		
VDD8	94		
VDD9	99		
VDD10	100		
VDD11	105		
VDD12	106		
VDD13	111		
VDD14	112		
VDD15	117		
VDD16	118		
VDD17	123		
VDD18	124		
VSS	2		
VSS	3		
VSS	8		
VSS	9		
VSS	13		
VSS	14		
VSS	19		
VSS	20		
VSS	25		
VSS	26		
VSS	31		
VSS	32		
VSS	37		
VSS	38		
VSS	43		
VSS	44		
VSS	48		
VSS	49		
VSS	54		
VSS	55		
VSS	60		
VSS	61		
VSS	65		
VSS	66		
VSS	71		
VSS	72		
VSS	127		
VSS	128		
VSS	133		
VSS	134		
VSS	138		
VSS	139		
VSS	144		
VSS	145		
VSS	150		
VSS	151		
VSS	155		
VSS	156		
VSS	161		
VSS	162		
VSS	167		
VSS	168		
VSS	172		
VSS	173		
VSS	178		
VSS	179		
VSS	184		
VSS	185		
VSS	189		
VSS	190		
VSS	195		
VSS	196		
VSS	205		
VSS	206		

Height 5.2mm

DDR3-204P-25-GP
62.10017.K11

+1.5V_SUS
+3.3V_RUN
C1806 SCD1U16V2KX-3GP
C1807 SC2D2U10V3KX-1GP
DY

SA0_DM1
SA1_DM1
R1802 10KR2J-3-GP
R1801 10KR2J-3-GP
SMBUS address:A0

Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
If SA0_DIM0 = 1, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA2
If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA4

put near connector
M_CLK_DDR0
M_CLK_DDR#0
M_CLK_DDR1
M_CLK_DDR#1
C1821 Do Not Stuff
C1819 Do Not Stuff
C1820 Do Not Stuff
C1818 Do Not Stuff

2009/07/30
Change connector to 62.10017.K11

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DDRIII-SODIMM SLOT1
Size: Custom
Document Number: Vostro Calpella
Rev: SA
Date: Tuesday, September 08, 2009
Sheet 18 of 90

SSID = MEMORY

10 M_B_DQS#[7..0]
10 M_B_DQ[63..0]
10 M_B_DM[7..0]
10 M_B_DQS[7..0]
10 M_B_A[15..0]

Layout Note:
Place near DM2

+1.5V_SUS

C1919 SC10U6D3V5MX-3GP
C1905 SC10U6D3V5MX-3GP
C1911 SC10U6D3V5MX-3GP
C1916 SC10U6D3V5MX-3GP
C1913 SC10U6D3V5MX-3GP
C1920 SC10U6D3V5MX-3GP
TC1903 ST330U2D5VBM-1-GP

Layout Note:
Put close to VTT1,VTT2.

+0.75V_DDR_VTT

C1908 SC1U10V2KX-1GP
C1917 SC1U10V2KX-1GP
C1909 SC1U10V2KX-1GP
C1918 SC1U10V2KX-1GP

+1.5V_SUS

C1976 SCD1U10V2KX-4GP
C1977 SCD1U10V2KX-4GP
C1978 SCD1U10V2KX-4GP
C1979 SCD1U10V2KX-4GP

2009/08/12
Follow Intel "425302_Calpella_S3PowerReduction_WhitePaper_Rev0.9. pdf" document.

+V_DDR_REF

R1905 ARD 0R2J-2-GP
C1910 SCD1U16V2KX-3GP
C1912 SC2D2U10V3KX-1GP
M_VREF_DQ_DIMM1 11

+V_DDR_REF

C1907 SCD1U16V2KX-3GP
C1914 SC2D2U10V3KX-1GP
M_VREF_DQ_DIMM1

DM2

M_B_A0	98	A0	
M_B_A1	97	A1	
M_B_A2	96	A2	
M_B_A3	95	A3	
M_B_A4	92	A4	
M_B_A5	91	A5	
M_B_A6	90	A6	
M_B_A7	86	A7	
M_B_A8	89	A8	
M_B_A9	85	A9	
M_B_A10	107	A10/AP	
M_B_A11	84	A11	
M_B_A12	83	A12	
M_B_A13	119	A13	
M_B_A14	80	A14	
M_B_A15	78	A15	
10 M_B_BS2 / M_B_BS0	79 / 109	A16/BA2 / BA0	
10 M_B_BS0 / 10 M_B_BS1	109 / 108	BA0 / BA1	
M_B_DQ0	5	DQ0	
M_B_DQ1	7	DQ1	
M_B_DQ2	15	DQ2	
M_B_DQ3	17	DQ3	
M_B_DQ4	4	DQ4	
M_B_DQ5	6	DQ5	
M_B_DQ6	16	DQ6	
M_B_DQ7	18	DQ7	
M_B_DQ8	21	DQ8	
M_B_DQ9	23	DQ9	
M_B_DQ10	33	DQ10	
M_B_DQ11	35	DQ11	
M_B_DQ12	22	DQ12	
M_B_DQ13	24	DQ13	
M_B_DQ14	34	DQ14	
M_B_DQ15	36	DQ15	
M_B_DQ16	39	DQ16	
M_B_DQ17	41	DQ17	
M_B_DQ18	51	DQ18	
M_B_DQ19	53	DQ19	
M_B_DQ20	40	DQ20	
M_B_DQ21	42	DQ21	
M_B_DQ22	50	DQ22	
M_B_DQ23	52	DQ23	
M_B_DQ24	57	DQ24	
M_B_DQ25	59	DQ25	
M_B_DQ26	67	DQ26	
M_B_DQ27	69	DQ27	
M_B_DQ28	56	DQ28	
M_B_DQ29	58	DQ29	
M_B_DQ30	68	DQ30	
M_B_DQ31	70	DQ31	
M_B_DQ32	129	DQ32	
M_B_DQ33	131	DQ33	
M_B_DQ34	141	DQ34	
M_B_DQ35	143	DQ35	
M_B_DQ36	130	DQ36	
M_B_DQ37	132	DQ37	
M_B_DQ38	140	DQ38	
M_B_DQ39	142	DQ39	
M_B_DQ40	147	DQ40	
M_B_DQ41	149	DQ41	
M_B_DQ42	157	DQ42	
M_B_DQ43	159	DQ43	
M_B_DQ44	146	DQ44	
M_B_DQ45	148	DQ45	
M_B_DQ46	158	DQ46	
M_B_DQ47	160	DQ47	
M_B_DQ48	163	DQ48	
M_B_DQ49	165	DQ49	
M_B_DQ50	175	DQ50	
M_B_DQ51	177	DQ51	
M_B_DQ52	164	DQ52	
M_B_DQ53	166	DQ53	
M_B_DQ54	174	DQ54	
M_B_DQ55	176	DQ55	
M_B_DQ56	181	DQ56	
M_B_DQ57	183	DQ57	
M_B_DQ58	191	DQ58	
M_B_DQ59	193	DQ59	
M_B_DQ60	180	DQ60	
M_B_DQ61	182	DQ61	
M_B_DQ62	192	DQ62	
M_B_DQ63	194	DQ63	
M_B_DQS#0	10	DQS0#	
M_B_DQS#1	27	DQS1#	
M_B_DQS#2	45	DQS2#	
M_B_DQS#3	62	DQS3#	
M_B_DQS#4	135	DQS4#	
M_B_DQS#5	152	DQS5#	
M_B_DQS#6	169	DQS6#	
M_B_DQS#7	186	DQS7#	
M_B_DQS0	12	DQS0	
M_B_DQS1	29	DQS1	
M_B_DQS2	47	DQS2	
M_B_DQS3	64	DQS3	
M_B_DQS4	137	DQS4	
M_B_DQS5	154	DQS5	
M_B_DQS6	171	DQS6	
M_B_DQS7	188	DQS7	
10 M_ODT2	116	ODT0	
10 M_ODT3	120	ODT1	
	126	VREF_CA	
M_VREF_DQ_DIMM1	1	VREF_DQ	
9,18 DDR3_DRAMRST#	30	RESET#	
+0.75V_DDR_VTT	203	VTT1	
	204	VTT2	

NP1	NP1		
NP2	NP2		
RAS#	110	M_B_RAS# 10	
WE#	113	M_B_WE# 10	
CAS#	115	M_B_CAS# 10	
CS0#	114	M_CS2# 10	
CS1#	121	M_CS3# 10	
CKE0	73	M_CKE2 10	
CKE1	74	M_CKE3 10	
CK0	101	M_CLK_DDR2	M_CLK_DDR2 10
CK0#	103	M_CLK_DDR#2	M_CLK_DDR#2 10
CK1	102	M_CLK_DDR3	M_CLK_DDR3 10
CK1#	104	M_CLK_DDR#3	M_CLK_DDR#3 10
DM0	11	M_B_DM0	
DM1	28	M_B_DM1	
DM2	46	M_B_DM2	
DM3	63	M_B_DM3	
DM4	136	M_B_DM4	
DM5	153	M_B_DM5	
DM6	170	M_B_DM6	
DM7	187	M_B_DM7	
SDA	200	PCH_SMBDATA	PCH_SMBDATA 7,18,23,40,64
SCL	202	PCH_SMBCLK	PCH_SMBCLK 7,18,23,40,64
EVENT#	198	PM_EXTTS#1 9	
VDDSPD	199		
SA0	197	SA0_DM2	
SA1	201	SA1_DM2	
NC#1	77		
NC#2	122		
NC#/TEST	125		
VDD1	75		
VDD2	76		
VDD3	81		
VDD4	82		
VDD5	87		
VDD6	88		
VDD7	93		
VDD8	94		
VDD9	99		
VDD10	100		
VDD11	105		
VDD12	106		
VDD13	111		
VDD14	112		
VDD15	117		
VDD16	118		
VDD17	123		
VDD18	124		
VSS	2, 3, 8, 9, 13, 14, 19, 20, 25, 26, 31, 32, 37, 38, 43, 44, 48, 49, 54, 55, 60, 61, 65, 66, 71, 72, 127, 128, 133, 134, 138, 139, 144, 145, 150, 151, 155, 156, 161, 162, 167, 168, 172, 173, 178, 179, 184, 185, 189, 190, 195, 196, 205, 206		

+1.5V_SUS

DDR3-204P-24-GP
62.10017.K01

Height 9.2mm

2009/07/30
Change connector to 62.10017.K01

+3.3V_RUN

R1903 10KR2J-3-GP DY
R1904 10KR2J-3-GP
SA1_DM2
SA0_DM2
R1901 10KR2J-3-GP
R1902 10KR2J-3-GP DY

SMBUS address:A4

+3.3V_RUN

C1906 SCD1U16V2KX-3GP DY
C1921 SC2D2U10V3KX-1GP

put near connector

M_CLK_DDR2
M_CLK_DDR#2
M_CLK_DDR3
M_CLK_DDR#3

C1901 Do Not Stuff
C1904 Do Not Stuff
C1902 Do Not Stuff
C1903 Do Not Stuff

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DDRIII-SODIMM SLOT2

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 19 of 90



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size | Document Number: **Vostro Calpella** | Rev: **SA**

Date: Tuesday, September 08, 2009 | Sheet 20 of 90



Add USB Port for right side board 2009/07/13

USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	RESERVED
10	Biometric
11	CAMERA
12	New Card
13	WLAN

BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (PCI/USB/NVRAM)

Size | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 21 of 90



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (DM I/FDI/PM)**

Size	Document Number	Rev
	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 22 of 90


U2001B
2 OF 10
PCI-E*
Card Reader
WLAN
LAN
New Card
SMBus
Controller Link
PEG
From CLK BUFFER
Clock Flex
IBEXPEAK-M-GP-NF
(Not available for HM55)
(Not available for HM55)
PCIECLKRQ{0,3,4,5,6,7}# should have a 10K pull-up to +3.3V_ALW.
PCIECLKRQ{1,2} should have a 10K pull-up to +3.3_RUN
2009/07/28
Change 2N7002 ESD pretect from standard to 1KV type
P/N:84.2N702.E31
2009/08/10
Modify 25MHz crystal schematic
for Intel design guideline on PCH
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
PCH (PCI-E/SMBUS/CLOCK/CL)
Size
Document Number
Vostro Calpella
Rev
SA
Date: Tuesday, September 08, 2009
Sheet 23 of 90


PCH_RTCX1
PCH_RTCX2
R2401
10MR2J-L-GP
X2401
X-32D768KHZ-38GPU
C2402
SC18P50V2JN-1-GP
C2403
SC18P50V2JN-1-GP
+RTC_CELL
R2402
20KR2J-L-2-GP
C2401
SC1U6D3V3KX-2GP
R2403
20KR2J-L-2-GP
C2404
SC1U6D3V3KX-2GP
G2401
Do Not Stuff
R2406
1MR2J-1-GP
R2404
330KR2F-L-GP
SM_INTRUDER#
PCH_INTVRMEN
INTVRMEN- Integrated SUS 1.1V VRM Enable
High - Enable internal VRs
Flash Descriptor Security Override/ ME Debug Mode
ME_UNLOCK#
This strap should only be asserted low via external pull down in manufacturing/debug environments ONLY.
R2419
1KR2J-1-GP
ME_UNLOCK_R#
NO REBOOT STRAP
+3.3V_RUN
R2410
1KR2J-1-GP
SB_SPKR
R2411
10KR2J-3-GP
INT_SERIRQ
No Reboot Strap R23
HDA_SPKR
Low = Default
High = No Reboot
U2001A
1 OF 10
RTCX1
RTCX2
RTCRST#
SRTCRST#
INTRUDER#
INTVRMEN
RTC
LPC
FWH0/LAD0
FWH1/LAD1
FWH2/LAD2
FWH3/LAD3
FWH4/LFRAME#
LDRQ0#
LDRQ1#/GPIO23
SERIRQ
LPC_LAD[0..3]
LPC_LFRAME#
INT_SERIRQ
HDA_BCLK
HDA_SYNC
SPKR
HDA_RST#
HDA_SDIN0
HDA_SDIN1
HDA_SDIN2
HDA_SDIN3
HDA_SDO
HDA_DOCK_EN#/GPIO33
HDA_DOCK_RST#/GPIO13
IHDA
SATA
PCH_AZ_CODEC_BITCLK
PCH_AZ_CODEC_SYNC
PCH_SDOUT_CODEC
ME_UNLOCK#
PCH_SDIN_CODEC
PCH_AZ_CODEC_RST#
ACZ_BIT_CLK
ACZ_SYNC_R
ACZ_SDATAOUT_R
ME_UNLOCK_R#
ACZ_RST#_R
JTAG_TCK
JTAG_TMS
JTAG_TDI
JTAG_TDO
TRST#
JTAG
PCH_JTAG_TCK
PCH_JTAG_TMS
PCH_JTAG_TDI
PCH_JTAG_TDO
PCH_JTAG_RST#
SPI_CLK
SPI_CS0#
SPI_CS1#
SPI_MOSI
SPI_MISO
SPI
PCH_SPI_CLK
PCH_SPI_CS0#
PCH_SPI_DO
PCH_SPI_DI
SPI_CLK_R
SPI_CS#0_R
SPI_MOSI_R
SATA0RXN
SATA0RXP
SATA0TXN
SATA0TXP
SATA1RXN
SATA1RXP
SATA1TXN
SATA1TXP
SATA2RXN
SATA2RXP
SATA2TXN
SATA2TXP
SATA3RXN
SATA3RXP
SATA3TXN
SATA3TXP
SATA4RXN
SATA4RXP
SATA4TXN
SATA4TXP
SATA5RXN
SATA5RXP
SATA5TXN
SATA5TXP
SATAICOMPO
SATAICOMPI
SATALED#
SATA0GP/GPIO21
SATA1GP/GPIO19
HDD
ODD
ESATA
CAP place near connector
(Not available for HM55)
SATA_IRXN0_HTXN0_C
SATA_IRXP0_HTXP0_C
SATA_ITXN0_HRXN0_C
SATA_ITXP0_HRXP0_C
SATA_IRXN1_OTXN1_C
SATA_IRXP1_OTXP1_C
SATA_ITXN1_ORXN1_C
SATA_ITXP1_ORXP1_C
ESATA_IRX_DTX_N4_C
ESATA_IRX_DTX_P4_C
ESATA_ITX_DRX_N4_C
ESATA_ITX_DRX_P4_C
SATAICOMP
R2412
37D4R2F-GP
+1.05V_PCH
SATA_LED#
GPIO_DSM
PCH_GPIO19
IBEXPEAK-M-GP-NF
R2418
10KR2J-3-GP
R2416
10KR2J-3-GP
2009/08/06
R2416 made STUFF ,For Lan chip connecter senser Pin.
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
PCH (SPI/RTC/LPC/SATA/IHDA)
Size
Document Number
Vostro Calpella
Rev
SA
Date: Tuesday, September 08, 2009
Sheet 24 of 90


+3.3V_RUN_GPU
+3.3V_RUN_GPU
+3.3V_RUN
R2555
2K2R2J-2-GP
R2552
10KR2J-3-GP
R2508
10KR2J-3-GP
Q2515_1
Q2515
MMBT3904-7-F-GP
81 DEEPIDLE_WAKE_INT_R#
DEEPIDLE_WAKE_INT#
37 ECSCI#
ECSCI#
78 BIO_DET#
BIO_DET#
37 ECSWI#
ECSWI#
37 ECSMI#
ECSMI#
C2501
SC47P50V2JN-3GP
DY
U2001F
6 OF 10
BMBUSY#/GPIO0
TACH1/GPIO1
TACH2/GPIO6
TACH3/GPIO7
GPIO8
LAN_PHY_PWR_CTRL/GPIO12
GPIO15
SATA4GP/GPIO16
TACH0/GPIO17
SCLOCK/GPIO22
GPIO24
GPIO27
GPIO28
STP_PCI#/GPIO34
SATACLKREQ#/GPIO35
SATA2GP/GPIO36
SATA3GP/GPIO37
SLOAD/GPIO38
SDATAOUT0/GPIO39
PCIECLKRQ6#/GPIO45
PCIECLKRQ7#/GPIO46
SDATAOUT1/GPIO48
SATA5GP/GPIO49
GPIO57
MISC
GPIO
CPU
NCTF
RSVD
IBEXPEAK-M-GP-NF
CLKOUT_PCIE6N
CLKOUT_PCIE6P
CLKOUT_PCIE7N
CLKOUT_PCIE7P
A20GATE
U2
KA20GATE 37
CLKOUT_BCLK0_N/CLKOUT_PCIE8N
CLKOUT_BCLK0_P/CLKOUT_PCIE8P
PECI
RCIN#
PROCPWRGD
THRMTRIP#
BCLK_CPU_N 9
BCLK_CPU_P 9
H_PECI 9
KBRCIN# 37
H_PWRGOOD 9,42
PCH_THERMTRIP_R
H_THRMTRIP# 9,37,42
+1.05V_VTT
R2509
56R2J-4-GP
R2511
56R2J-4-GP
Placed Within 2" from PCH
80 DGPU_HOLD_RST#
DGPU_HOLD_RST#
23,86,87 DGPU_PWRGD
R2506
0R2J-2-GP
DGPU_PWRGD_R
54 LCD_CBL_DET#
R3749
100R2J-2-GP
LCD_CBL_DET_R#
PCH_GPIO15
PCH_GPIO27
PCH_GPIO28
STP_PCI#
PCH_GPIO35
37 DGPU_PWR_EN#
DGPU_PWR_EN#
DGPU_PRSNT#
PCH_GPIO38
R2525
10KR2J-3-GP
68 KB_DET#
R2548
100R2J-2-GP
KB_DET_R#
PCIECLKRQ6#
9,11 DDR_RST_GATE
DDR_RST_GATE
40 FFS_INT2_R
FFS_INT2_R
37 TURBO_BOOST_ALERT#
TURBO_BOOST_ALERT
PCH_GPIO57
TP1
TP2
TP3
TP4
TP5
TP6
TP7
TP8
TP9
TP10
TP11
TP12
TP13
TP14
TP15
TP16
TP17
TP18
TP19
NC_1
NC_2
NC_3
NC_4
NC_5
INIT3_3V#
TP24
INIT3_3V#
TP2506 Do Not Stuff
+3.3V_ALW
10KR2J-3-GP R2530 PCH_GPIO28
10KR2J-3-GP R2523 PCH_GPIO57
1KR2J-1-GP R2532 PCH_GPIO15
10KR2J-3-GP R2521 PCIECLKRQ6#
10KR2J-3-GP R2522 DDR_RST_GATE
10KR2J-3-GP R2531 ECSMI#
+3.3V_RUN
10KR2J-3-GP R2524 ECSWI#
10KR2J-3-GP R2515 KB_DET_R#
10KR2J-3-GP R2517 STP_PCI#
10KR2J-3-GP R2518 BIO_DET#
10KR2J-3-GP R2519 PCH_GPIO38
10KR2J-3-GP R2529 DGPU_PWR_EN#
10KR2J-3-GP R2507 DGPU_PWRGD_R
10KR2J-3-GP R2510 LCD_CBL_DET_R#
10KR2J-3-GP R2512 ECSCI#
10KR2J-3-GP R2526 PCH_GPIO27
10KR2J-3-GP R2520 FFS_INT2_R
DY
DY
Do Not Stuff TP2510 PCH_NCTF_1
Do Not Stuff TP2511 PCH_NCTF_2
Do Not Stuff TP2512 PCH_NCTF_3
Do Not Stuff TP2509 PCH_NCTF_4
VSS_NCTF_1
VSS_NCTF_2
VSS_NCTF_3
VSS_NCTF_4
VSS_NCTF_5
VSS_NCTF_6
VSS_NCTF_7
VSS_NCTF_8
VSS_NCTF_9
VSS_NCTF_10
VSS_NCTF_11
VSS_NCTF_12
VSS_NCTF_13
VSS_NCTF_14
VSS_NCTF_15
VSS_NCTF_16
VSS_NCTF_17
VSS_NCTF_18
VSS_NCTF_19
VSS_NCTF_20
VSS_NCTF_21
VSS_NCTF_22
VSS_NCTF_23
VSS_NCTF_24
VSS_NCTF_25
VSS_NCTF_26
VSS_NCTF_27
VSS_NCTF_28
VSS_NCTF_29
VSS_NCTF_30
VSS_NCTF_31
+3.3V_RUN
R2527
10KR2J-3-GP
DIS
DGPU_PRSNT#
R2528
10KR2J-3-GP
DY
+3.3V_RUN
R2516
10KR2J-3-GP
DY
DGPU_HOLD_RST#
R2533
10KR2J-3-GP
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
PCH (GPIO/CPU)
Size
Document Number
Vostro Calpella
Rev
SA
Date: Tuesday, September 08, 2009
Sheet 25 of 90


POWER
7 OF 10
U2001G
IBEXPEAK-M-GP-NF
VCC CORE
CRT
LVDS
HVCMOS
DMI
PCI E*
NAND / SPI
FDI
1.432A
<1mA
59mA
357mA
3.062A
156mA
85mA
+1.05V_PCH
+3.3V_CRT_LDO
+3.3V_RUN
+1.8V_RUN
+5V_RUN
+3VS_VCCA_LVD
+1.8VS_VCCTX_LVDS
+1.05VS_VCCAPLL_EXP
+1.05VS_VCCAPLL_FDI
+1.05VS_VCC_DMI
+VCC_VRM
+VCCA_DAC_1_2
+1.05V_VTT
PCH_VCCME3_3
69mA
40mA
35mA
58mA
156mA
85mA
2009/07/29
Change power rail to +1.05V_VTT for CFD.
2009/07/31
Changed +V_NVRAM_VCCQ_PCH power rail from 1.8V to 3.3V, Removed Braidwood Changed power rail.
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
PCH (POWER1)
Size
Document Number
Vostro Calpella
Rev
SA
Date: Tuesday, September 08, 2009
Sheet 26 of 90


POWER
10 OF 10
U2001J
Clock and Miscellaneous
USB
PCI/GPIO/LPC
SATA
CPU
RTC
HDA
VCCACLK
VCCLAN
DCPSUSBYP
VCCME
VCCRTCEXT
DCPRTC
VCCVRM
VCCADPLLA
VCCADPLLB
VCCIO
DCPSST
DCPSUS
VCCSUS3_3
VCC3_3
V_CPU_IO
VCCRTC
VCCSUSHDA
VCCSATAPLL
IBEXPEAK-M-GP-NF
52mA
320mA
1.849A
163mA
<1mA
68mA
69mA
196mA
2mA
6mA
32mA
+1.05V_PCH
+3.3V_ALW
+5V_ALW
+3.3V_RUN
+5V_RUN
+1.05VS_VCCA_CLK
+1.05VS_VCCA_A_DPL
+1.05VS_VCCA_B_DPL
+1.05VS_VCCAPLL
+VCCRTCEXT
+VCC_VRM
+VCCSST
+1.05VALW_INT_VCCSUS
+1.05V_VTT
+RTC_CELL
+3VS_+1.5VS_HDA_IO
+5VALW_PCH_VCC5REFSUS
+5VS_PCH_VCC5REF
PCH_VCC_LAN
DCPSUSBYP
L2701
IND-10UH-30-GP
L2702
IND-10UH-81-GP
L2703
IND-10UH-81-GP
L2704
IND-10UH-30-GP
R2708
0R2J-2-GP
R2701
100R2J-2-GP
R2702
100R2J-2-GP
R2707
0R2J-2-GP
D2701
CH751H-40PT
D2702
CH751H-40PT
C2701
SC10U6D3V5MX-3GP
C2702
SC1U10V2KX-1GP
C2703
SCD1U10V2KX-4GP
C2704
SC10U6D3V5MX-3GP
C2705
SC10U6D3V5MX-3GP
C2706
SC1U10V2KX-1GP
C2707
SCD1U10V2KX-4GP
C2708
SC1U10V2KX-1GP
C2709
SCD1U10V2KX-4GP
C2710
SC1U10V2KX-1GP
C2711
SC1U10V2KX-1GP
C2712
SC1U10V2KX-1GP
C2713
SCD1U10V2KX-4GP
C2714
SC1U10V2KX-1GP
C2715
SC1U10V2KX-1GP
C2716
SCD1U10V2KX-4GP
C2717
SCD1U10V2KX-4GP
C2718
SC1U10V2KX-1GP
C2719
SC1U10V2KX-1GP
C2720
SC1U10V2KX-1GP
C2721
SC1U10V2KX-1GP
C2722
SC1U10V2KX-1GP
C2723
SCD1U10V2KX-4GP
C2724
SCD1U10V2KX-4GP
C2725
SC1U10V2KX-1GP
C2726
SCD1U10V2KX-4GP
C2727
SCD1U10V2KX-4GP
C2728
SC4D7U6D3V5KX-3GP
C2729
SCD1U10V2KX-4GP
C2730
SCD1U10V2KX-4GP
C2731
SC1U10V2KX-1GP
C2732
SCD1U10V2KX-4GP
C2733
SCD1U10V2KX-4GP
C2734
SC10U6D3V5MX-3GP
C2735
SC10U6D3V5MX-3GP
DY
GP
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
PCH (POWER2)
Size
Document Number
Vostro Calpella
Rev
SA
Date: Tuesday, September 08, 2009
Sheet 27 of 90





UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (VSS)

Size | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 28 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 29 of 90

SSID = AUDIO



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: AUDIO CODEC 92HD81

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 30 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 31 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Reserve*

Size: A3 | Document Number: *Vostro Calpella* | Rev: *SA*

Date: Tuesday, September 08, 2009 | Sheet 32 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 33 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 34 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 35 of 90

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: TPM

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 36 of 90


SSID = KBC
Added 10mW circuit
2009/06/04
Check~
Put 0.1uf close to VCC-GND pin pair.
Pull High : Discrete
internal Pull Low for UMA
Remove
HDD_FALL_INT1
U3701A
NPCE781BA0DX-GP
A/D
LPC
D/A
SMB
SP
SPI
GPIO
SER/IR
U3701B
KBC
PS/2
FIU
MB VERSION
ID VER1 VER0
SA 0 0
SB 0 1
SC 1 0
-1 1 1
KBC CLK
EMI
2009/07/28
Change 2N7002 ESD pretect from standard to 1KV type
P/N:84.2N702.E31
2009/0806
Changed Q3714 from N-MOS to BJT Gate,For cost down.
2009/08/05
Added BJT Gate Q3709
For prevent electric leakage issue
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
KBC Nuvoton NPCE781BA0DX
Vostro Calpella
SA
Tuesday, September 08, 2009
37
90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

SSID = Thermal



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Thermal/Fan Controllor EMC2102

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 39 of 90

SSID = User.Interface

Free Fall Sensor

Note
- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



09/0422
(#1) Just pull +3.3V_RUN ~ Ref. Rothschild
(#2) FAE/ DY is ok, chip internal pull-up resistors
(#3) From spec, Slave ADdress(SAD) is 001110xb
Pull HIGH SAD is 0011101b
Pull GND SAD is 0011100b

Note
(1) Keep all signals are the same trace width. (included VDD, GND).
(2) No VIA under IC bottom.

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Free Fall Sensor

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 40 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 41 of 90

SSID = Reset.Suspend



+1.5V_CPU:

Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details







Design current: 4246.6mA



Design current: 6480.6mA



Design current: 2783.6mA



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Power Plane Enable

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 42 of 90

SSID = PWR.Support

DCin CONN



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DC IN	
Size: Custom	Document Number: Vostro Montevina Discrete	Rev: SA
Date: Tuesday, September 08, 2009	Sheet 43 of 90	

Batt Connecter





UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***BATT CONN***

Size	Document Number	Rev
A3	*Vostro Montevina Discrete*	SA

Date: Tuesday, September 08, 2009 Sheet 44 of 90

SSID = Charger



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CHARGER BQ24745

Size: Custom | Document Number: DW Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 45 of 90



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMB104T-3R3MS Cyntec 11.8mohm Isat =16Arms 68.3R310.20C
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mOhm/16.5mohm@4.5Vgs/ 84.07716.037

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: PCMC104T-2R2MN Cyntec 7 mohm Isat =27Arms 68.2R210.20C
O/P cap: 220U 6.3V PSLV0J227M(25) 25mOhm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mOhm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mOhm/16.5mohm@4.5Vgs/ 84.07716.037

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: TPS51125_5V/3D3V

Size: Custom | Document Number: DW Calpella | Rev: X00

Date: Tuesday, September 08, 2009 | Sheet 46 of 90


NTC 470K close to H/S MOSFET of Phase1
ISL62883HRTZ-T-GP
PU4701
ISL6208CRZ-TGP-U
PU4705
PU4702
PU4703
SI7686DP-T1-GP
SIR460DP-T1-GE3-GP
ARD:2.37Kohm/64.23715.6DL
CFD:2.21Kohm/64.22115.6DL
2009/08/26
ARD:8.25Kohm/64.82515.6DL
CFD:5.62Kohm/64.56215.6DL
2009/08/26
ARD:768ohm/64.76805.6DL
CFD:698ohm/64.69805.6DL
2009/08/26
NTC 10K close to Choke of Phase1
2009/08/20
2009/08/20
Intel support POC (power on current).
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
ISL62883_CPU_CORE_1/2
DW Calpella
X00
Tuesday, September 08, 2009
47
90



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L
O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Freq=300KHz@PER PHASE

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ISL62883_CPU_CORE_2/2

Size: Custom | Document Number: DW Calpella | Rev: X00

Date: Tuesday, September 08, 2009 | Sheet 48 of 90

TPS51218 for +1.05V/+1.1V_VTT



	PR4910	Vout=0.704V*(R1+R2)/R2
AUB	DY	Vout=1.05V
CFD	ASM	Vout=1.1V

Frequency setting

470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
Inductor: 1.5uH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat=33Arms 68.1R510.10J
O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: TPS51218_+1.05V_VTT

Size	Document Number	Rev
Custom	DJ1 Discrete	X00

Date: Tuesday, September 08, 2009 Sheet 49 of 90

SSID = PWR.Plane.Regulator_1p5v0p75v

DIS Clarksfield:11.5K/64.11525.6DL
DIS Arrandale:9.76K/64.97615.6DL
UMA Arrandale:6.65K/64.66515.6DL

2009/08/16

2009/07/09
follow vostro 15 inch schematic

2009/07/29
Reserved R,C By PM_SLP_S4# ,for time delay

2009/08/05

Design Current = 0.7A

DIS(Clarksfied)
Design Current = 14.52A
22.82A<OCP<26.97A

DIS(Auburndale)
Design Current = 12.42A
19.52A<OCP<23.07A

UMA(Auburndale)
Design Current = 8.51A
13.37A<OCP<15.8A

DIS:1.0uH/68.1R01A.20A
UMA:1.5uH/68.1R510.10J

DIS:EEFSX0D331ER/79.33719.L01
UMA:EEFCX0D221R/79.22719.20L

Close to VFB Pin (pin5)

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VVDDQSNS/2	DDR
V5IN	1.8	VVDDQSNS/2	DDR2
FB Resistors	Adjustable	VVDDQSNS/2	1.5 V < VVDDQ < 3 V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.0uH PCMC104T-1R0MN Cyntec DCR:3.5mohm Isat=40Arms 68.1R01A.20A
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
O/P cap: 220U 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->400KHz

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: TPS51116_+1.5V_SUS

Size	Document Number	Rev
Custom	DW Calpella	X00

Date: Tuesday, September 08, 2009 Sheet 50 of 90

SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
APL5930 +1.8V_RUN		
Size: A3	Document Number: DW Calpella	Rev: X00
Date: Tuesday, September 08, 2009	Sheet 51 of 90	

SSID = PWR.Plane.Regulator_1p05v



	ASM	Non_ASM
TI	PR5218, PR5211	PR5217, PR5216
RT	PR5217, PR5216	PR5218, PR5211

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor:2.2UH PCMC063T-2R2MN Cyntec DCR:20mohm Isat =14Arms 68.2R210.20B
O/P cap: 220U 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SIS412DN/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mOhm/16.5mohm@4.5Vgs/ 84.07716.037
Switching freq-->320KHz

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DC to DC 1.05V

Size: A3 | Document Number: DW Calpella (Clarksfield) | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 52 of 90

SSID = CPU.GFX.Regulator



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56MN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ADP3211 CPU_GFXCORE

Size	Document Number	Rev
Custom	DW Calpella UMA	X00

Date: Tuesday, September 08, 2009 Sheet 53 of 90

SSID = VIDEO

Close PCH / Close GPU



UMA/DIS LVDS DDC CLK/DAT select circuit



LVDS CONNECTOR



UMA/DIS LVDS PWM select circuit

2009/07/27
Added LCD brightness control by EC.
2009/07/29
Removed LCD brightness control,Combine EC and GPU





SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LCD/Inverter Connector

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 54 of 90

SSID = VIDEO







20.20401.015



Layout Note:

*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.





UMA/DIS CRT DDC CLK/DAT select circuit



23,54,57 EDID_SELECT# → EDID_SELECT#

H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)







UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CRT Connector	
Size A3	Document Number: Vostro Calpella	Rev SA
Date: Tuesday, September 08, 2009	Sheet 55 of 90	

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size	Document Number	Rev
Custom	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 56 of 90


R5708 0R3J-0-U-GP
75 HDMI_TXD#1
HDMI_TXD#1_C
L5702 Do Not Stuff
75 HDMI_TXD1
HDMI_TXD1_C
R5703 0R3J-0-U-GP
R5702 0R3J-0-U-GP
75 HDMI_TXD#0
HDMI_TXD#0_C
L5706 Do Not Stuff
75 HDMI_TXD0
HDMI_TXD0_C
R5705 0R3J-0-U-GP
R5707 0R3J-0-U-GP
75 HDMI_TXD#2
HDMI_TXD#2_C
L5704 Do Not Stuff
75 HDMI_TXD2
HDMI_TXD2_C
R5706 0R3J-0-U-GP
R5711 0R3J-0-U-GP
75 HDMI_TX#C
HDMI_TX#C_C
L5703 Do Not Stuff
75 HDMI_TXC
HDMI_TXC_C
R5712 0R3J-0-U-GP
Close HDMI Connect
HDMI_HP_DET_CON
D5705 BAV99-4-GP
+5V_RUN
HDMI1
HDMI_HP_DET_CON
HDMI_SDATA_CON
HDMI_SCLK_CON
HDMI_TX#C_C
HDMI_TXC_C
HDMI_TXD#0_C
HDMI_TXD0_C
HDMI_TXD#1_C
HDMI_TXD1_C
HDMI_TXD#2_C
HDMI_TXD2_C
SKT-HDMI19P-25-GP
22.10296.061
HDMI level shift circuit
+3.3V_RUN_GPU
R5718 10KR2J-3-GP
Q5702 2N7002A-7-GP
HDMI_HP_DET_R#
R5716 20KR2J-L2-GP
Q5703 DMN66D0LDW-7-GP
R5717 10KR2J-3-GP
75 HDMI_HP_DET_CON
HDMI_HP_DET_CON
HDMI_HPD_3D3_CON
Close PCH
Close GPU
RN5714 SRN2K2J-1-GP
20,75 SDVO_DAT
20,75 SDVO_CLK
RN5715 SRN2K2J-1-GP
81 HDMI_SDATA_DDC
81 HDMI_SCLK_DDC
UMA/DIS HDMI DDC CLK/DAT select circuit
D5704 RB751V-40-1-GP
D5703 RB751V-40-1-GP
+5V HDMI
RN5711 SRN2K2J-1-GP
HDMI_SDATA_CON
HDMI_SCLK_CON
C5721 SC22P50V2JN-4GP
C5722 SC22P50V2JN-4GP
5V @ HDMI side
U5746
81 HDMI_SDATA_DDC
20,75 SDVO_DAT
HDMI_SDATA_CON_L
EDID_SELECT#
C5701 SCD1U10V2KX-4GP
NC7SB3157P6X-1GP
73.03157.C0H
U5747
23,54,55 EDID_SELECT#
81 HDMI_SCLK_DDC
20,75 SDVO_CLK
HDMI_SCLK_CON_L
C5702 SCD1U10V2KX-4GP
H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)
Q5720
HDMI_SDATA_CON_L
HDMI_SDATA_CON
HDMI_SDATA_CON 75
DMN66D0LDW-7-GP
2009/07/28
Change 2N7002 ESD pretect from standard to 1KV type
P/N:84.2N702.E31
HDMI_SCLK_CON_L
HDMI_SCLK_CON
HDMI_SCLK_CON 75
UMA/DIS HDMI Detection select circuit
U5749
81 HDMI_HP_DET_VGA
20,21,75 HDMI_HP_DET
HDMI_HPD_3D3_CON
EDID_SELECT# 23,54,55
C5703 SCD1U10V2KX-4GP
R5745 100KR2J-1-GP
R5746 100KR2J-1-GP
R5722 0R2J-2-GP
Close GPU
Close PCH
H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)
UMA
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
HDMI Connector
Size A3
Document Number
Vostro Calpella
Rev SA
Date: Tuesday, September 08, 2009
Sheet 57 of 90

SSID = Thermal

Fan Connector



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
58_FAN		
Size: A3	Document Number: Vostro Calpella	Rev: SA
Date: Tuesday, September 08, 2009	Sheet 58 of 90	

SSID = SATA

ODD Connector



SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

SSID = SATA

SATA HDD Connector




```
SATA HDD Interface comment
*******************************
--- GND
RX+
RX-
--- GND
TX-
TX+
--- GND
*******************************
------------ 3.3V
------------ 3.3V
------------ 3.3V
--- GND
--- GND / Dell Detected Pin
--- GND
------------ 5V
------------ 5V
------------ 5V
--- GND
(Dell: FFS_INT for supported HDD)
--- GND
------------ 12V
------------ 12V
------------ 12V
*******************************
```

Close to CONN
5V power pin



Close to CONN
3.3V power pin



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD Connector			
Size: A3	Document Number: Vostro Calpella		Rev: SA
Date: Tuesday, September 08, 2009	Sheet 59 of 90		

SSID = AUDIO

Speaker Connector



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Speaker/HP/MIC Jack*

Size: A3 | Document Number: *Vostro Calpella* | Rev: *SA*

Date: Tuesday, September 08, 2009 | Sheet 60 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 61 of 90

SSID = Flash.ROM

SPI FLASH ROM (256K Bytes) for KBC



SPI FLASH ROM (4M Bytes) for PCH



SSID = RBATT

RTC Connector



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: EEPROM/RTC Connector

Size	Document Number	Rev
A3	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 62 of 90

SSID = USB

USB Power



ESATA Power



	If you added U6301(SN75LVCP412RTJR-GP). You need to BOM change
ASM	R6313, R6314, R6315, R6318, R6319, R6320, R6321 C6309, C6310, C6313, C6314, C6307, C6308, C6317
DY	RN6301, RN6302



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: USB /ESATA Port

Size: A2 | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 63 of 90

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: ***MINICARD(WLAN)/ITP CONN***

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 64 of 90

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN Connector

Size	Document Number	Rev
A3	***Vostro Calpella***	***SA***

Date: Tuesday, September 08, 2009 Sheet 65 of 90

For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WIMAX LED	White	RUN

For IO board:

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW

PWR BTN LED



SCRLK LED



CAPS LED



NUM LED

Bluetooth LED



WLAN LED

HD LED

2009/07/29
Update R6625 from 10k to 20k ohm

Power & Battery LED

2009/08/12
Changed battery LED be one LED with bi-color (white and amber). For I/O board. Update Spec.



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LED

Size	Document Number	Rev
A3	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 66 of 90

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *(Reserve)*

Size	Document Number	Rev
A2	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 67 of 90

SSID = KBC

Internal KeyBoard Connector



Added KB1 EMI Cap
2009/06/17

KB Backlight CONN



Modified CON5 pin define & added N-MOS
2009/07/17

Place near CON5

SSID = Touch.Pad

TouchPad Connector



Change TouchPad Connector
2009/07/17

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Keyboard/Touch Pad

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 68 of 90

Hall Sensor Connector



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Hall sensor*

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 69 of 90

GOLDEN FINGER FOR DEBUG BOARD



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Debug port*

Size	Document Number	Rev
A3	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 70 of 88

(Blank)

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *PX Swith-2*

Size: A3 | Document Number: *Vostro Calpella* | Rev: *SA*

Date: Tuesday, September 08, 2009 | Sheet 71 of 90

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Braidwood

Size	Document Number	Rev
A3	***Vostro Calpella***	***SA***

Date: Tuesday, September 08, 2009 Sheet 72 of 90

SSID = User.Interface

Camera Connector

2009/07/31
Change CAMERA1 connector pin define.
For cable is already to be finished

Camera Power





UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Camera Connector		
Size: A3	Document Number: Vostro Calpella	Rev: SA
Date: Tuesday, September 08, 2009	Sheet 73 of 90	

UMA/DIS LVDS signal select circuit



FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

UMA/DIS CRT Hsync/Vsync select circuit

Hsync & Vsync level shift



DGPU_SELECT# H=> -iGPU PCH (UMA)
L=> -dGPU GPU (DIS)

UMA/DIS CRT signal select circuit



H=>IA1 -iGPU PCH (UMA)
L=>IA0 -dGPU GPU (DIS)

$\overline{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PX Swith-1**

Size: Custom | Document Number: **Vostro Calpella** | Rev: **SA**

Date: Tuesday, September 08, 2009 | Sheet 74 of 90

Close to connector



UMA/DIS HDMI signal select circuit



UMA HDMI level shift circuit



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: (Reserve)

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 75 of 90

LAN baord CON



20.F1009.040

2009/07/28
Change connector to 20.F0692.060
2009/08/17
Change connector to 20.F1044.040
and chenge pin define
2009/08/25
Change connector to 20.F1009.040

2009/07/27
Change TPM to connector
2009/07/30
Change TPM1 connector to 20.K0238.010

TPM board CON



20.K0238.010

+3.3V_RUN : 30mA

Place near TPM1





Place near CON1





UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN Board Connector**

Size	Document Number	Rev
A3	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 76 of 88

SSID = User.Interface

Audio board CON



2009/07/27
Change CON4 PIN define
Remove +15V_ALW
2009/07/29
Change CON4 connector to 20.K0275.028
And change CON4 pin define
2009/08/03
Change CON4 pin define.
2009/08/18
Change CON4 connector P/N:20.K0315.020
2009/08/19
Remove AUD_VREFOUT_B from Audio board to main board.

Place near CON4



Place near CON6



IO baord CON



2009/07/28
Change CON6 connector to 20.K0286.040
2009/08/05
Change CON6 pin define
2009/08/12
Change CON6 pin define

AFTP7706 +3.3V_RUN
AFTP7709 WIRELESS_ON#/OFF

AFTP7702 WLAN_ACT
AFTP7703 BLUETOOTH_EN
AFTP7704 BT_LED
AFTP7705 BT_ACT
AFTP7707 USB_PP8
AFTP7708 USB_PN8

AFTP7713 EXT_MIC_JD#
AFTP7714 AUD_EXT_MIC_L
AFTP7715 AUD_EXT_MIC_R
AFTP7716 AUD_HP1_JD#
AFTP7717 AUD_VREFOUT_B
AFTP7718 AUD_HP1_JACK_L
AFTP7719 AUD_HP1_JACK_R

AFTP7786 PCIE_CLK_RQ5#
AFTP7758 +3.3V_ALW
AFTP7757 +3.3V_RUN
AFTP7760 +1.5V_RUN
AFTP7762 USB_PN12
AFTP7759 USB_PP12
AFTP7761 PCIE_IRXN5_NTXN5
AFTP7765 PCIE_IRXP5_NTXP5
AFTP7764 PCIE_ITXN5_NRXN5
AFTP7763 PCIE_ITXP5_NRXP5
AFTP7771 CLK_PCIE_NEW#
AFTP7770 CLK_PCIE_NEW
AFTP7766 PCIE_WAKE#
AFTP7769 NEWCARD_CLKREQ#
AFTP7768 PCH_SMB_CLK
AFTP7767 PCH_SMB_DATA
AFTP7777 PM_SLP_S3#
AFTP7776 PM_SLP_S4#
AFTP7774 BATT_LED_WHITE
AFTP7773 BATT_LED_ORANGE
AFTP7772 PWR2_LED
AFTP7775 CLK_PCIE_R5U230
AFTP7780 CLK_PCIE_R5U230#
AFTP7779 PCIE_ITXP1_CRXP1
AFTP7778 PCIE_ITXN1_CRXN1
AFTP7783 PCIE_IRXP1_CTXP1
AFTP7782 PCIE_IRXN1_CTXN1
AFTP7781 PLT_RST#



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: IO Board/Audio Board Connector

Size	Document Number	Rev
A3	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 77 of 90

Finger Printer Connector



LED&Capacity board CONN







UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Finger Printer

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 78 of 90

SSID = Mechanical

BOSS:

WLAN

BOSS2
STF256R89H178-GP
34.4B417.001

Thermal

BOSS3
STF237R117H83-1-GP
34.4CK01.001

2009/07/30
Change connector

For CPU HOLE:

H13 Do Not Stuff
H14 Do Not Stuff
H15 Do Not Stuff

Do Not Stuff Do Not Stuff Do Not Stuff

H16
Do Not Stuff

Do Not Stuff

HOLE:

H1 H2 H3

Do Not Stuff
Do Not Stuff

H4

Do Not Stuff
Do Not Stuff

H5 H6

Do Not Stuff
Do Not Stuff

H8

Do Not Stuff
Do Not Stuff

H10 H11 H12

Do Not Stuff
Do Not Stuff

Do Not Stuff
Do Not Stuff

Do Not Stuff
Do Not Stuff

EMI Request

+PWR_SRC +1.8V_RUN +3.3V_RUN +1.05V_PCH

EC7901 SCD1U25V2ZY-1GP
EC7902 SCD1U25V2ZY-1GP
EC7903 SCD1U25V2ZY-1GP
EC7904 SCD1U25V2ZY-1GP

+3.3V_RUN_GPU

EC7905 SCD1U25V2ZY-1GP
EC7906 SCD1U25V2ZY-1GP
EC7907 SCD1U25V2ZY-1GP
EC7908 SCD1U25V2ZY-1GP

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Miscellaneous Components

Size: Custom | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 79 of 90

SSID = VIDEO



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-PCIE/LVDS(1/4)

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 80 of 90

SSID = VIDEO



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-LVDS/CRT/DP PORT

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 81 of 90

SSID = VIDEO

+VCC_GFX_CORE = 31.66A

Place under GPU

Place near GPU

Revised decoupling C 2009/05/28

Layout notice:
VDD_SENSE need check layout SPEC.

2009/08/05
Added +VCC_GFX_CORE and +1.5V_RUN_GPU power decoupling capacitors.

FBVDD/Q = 2.24A

Revised decoupling C 2009/05/28

2009/07/28
Added 8246 CAP.

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-POWER/GND(3/4)

Size: A2 | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 82 of 90

SSID = VIDEO

Strap pin resistor need use 1% resistor (NV Design Guide)



Strap pin	Strap pin define	Default Setting	Resistor Value	
			Pull-up	Pull-low
STRAP2	PCI_DEVID[3:0]	N11P-GE1 1 0 0 1 N10P-GE 1 0 0 0	R8305 N11P-GE1 10K ohm N10P-GE 5K ohm	R8316 DY
ROM_SI_GPU	RAM_CFG[3:0]	SAMSUNG 0 0 1 1 HYNIX 0 0 1 0	R8311 DY	R8308 SAMSUNG 20K ohm HYNIX 15k OHM

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VGA-MEMORY(5/5)

Size: A2 | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 83 of 90

SSID = VIDEO



64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U

64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U





UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VRAM(1/2)

Size: A2 | Document Number: Vostro Calpella | Rev: SA

Date: Tuesday, September 08, 2009 | Sheet 84 of 90

SSID = VIDEO



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: VRAM

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 85 of 90

SSID = PWR.Plane.Regulator_GFX

Vout=0.704V*(R1+R2)/R2



DIS
Thermal Design Current = 21.5A
Max Current = 31.66A
34.83A<OCP<41.16A

Frequency setting
470K -->290KHz
200K -->340KHz
100K -->380KHz
39K -->430KHz

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.96V
H	L	0.88V
L	L	0.8V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
nductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->350KHz

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: TPS51218 +VCC_GFX_CORE

Size: Custom | Document Number: DW Calpella (Discrete) | Rev: X00

Date: Tuesday, September 08, 2009 | Sheet 86 of 90

+3.3V_RUN_GPU

2009/08/10
Changed R8708,R8710,R8711 current-limiting resistor value from 10k to 100k ohm.
Added R8713,R8716,R8717 current-limiting resistor between the N-FET gate and turn on 12-V logic .



Added +1.05V_GFX_PCIE, +1.5V_RUN_GPU power switch 2009/05/25

+1.05V_GFX_PCIE:



Added discharge circuit
2009/06/17

+1.5V_RUN_GPU:



Place near device side(VGA chip), use 10 mil trace between power rail and Q8701 Drain

+1.8V_RUN_GPU

RT9025 for +1.8V_RUN_GPU



DIS:
Design current = 0.21A

Added+1.8V_RUN_GPU 2009/07/17

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: LDO 1.8V

Size	Document Number	Rev
Custom	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 87 of 90

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
1	12	2009/07/13		DW70 need support Clarksfield(Qual core)	Add VTT_SELECT pin to control VTT_CORE voltage level	SA
2	21	2009/07/13			Add USB port for right side board	SA
3	23	2009/07/13			Follow 15 inch PCI-E port	SA
4	65	2009/07/13			Add SIM card schematic	SA
5	76	2009/07/13			Add LAN board connector schematic	SA
6	77	2009/07/13			Change IO board connector and add Audio board connector	SA
7	78	2009/07/13			Add Finger Printer Connector schematic	SA
8	30,60	2009/07/14			Remove AUDIO Schematic and speaker connector	SA
9	35	2009/07/14			Remove LAN Schematic	SA
10	54	2009/07/14			LCD_BRIGHTNESS follow 15 inch schematic	SA

UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *Change List(1/3)*

Size: A3 | Document Number: *Vostro Calpella* | Rev: *SA*

Date: Tuesday, September 08, 2009 | Sheet 88 of 90

SSID = VIDEO



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *VRAM(1/2)*

Size	Document Number	Rev
A2	*Vostro Calpella*	*SA*

Date: Tuesday, September 08, 2009 Sheet 89 of 90

SSID = VIDEO



UMA

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **VRAM**

Size	Document Number	Rev
A2	Vostro Calpella	SA

Date: Tuesday, September 08, 2009 Sheet 90 of 90