

DW70 CALPELLA N11P-GE1 Schematics

uFCPGA Mobile Arrandale/Clarksville

Intel Ixex Peak-M

2009-09-03

REV : SA

DY : Nopop Component



UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS


ARD : Pop when schematic is Arrandale

CFD : Pop when schematic is Clarksville


UMA	
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Cover Page	
Size Custom	Document Number Vostro Calpella
Date: Thursday, September 03, 2009	Rev SA
Sheet 1 of 90	




PCH SMBus Block Diagram




KBC SMBus Block Diagram




VGA SMBus Block Diagram





Thermal Block Diagram




Audio Block Diagram




CarpeDia Schematic CHECKLIST Rev.1_0



1st Silego 71.08585.003
2nd ICS 71.93197.003



FSC	0	1
SPEED	133MHz (Default)	100MHz




UMA



Calpella Platform Design Guide
Revision 1.6


2.4 Arrandale Graphics Disable Guideline



It applies to Arrandale and Clarksfield discrete graphic designs.

FDI_TX[7:0] and FDI_TX# [7:0] can be left floating on the Arrandale. The GFX_IMON, FDI_FSYNC[0], FDI_FSYNC[1], FDI_LSYNC[0], FDI_LSYNC[1], and FDI_INT signals on the Arrandale side should be tied to GND (through 1-kΩ ±5% resistors).











PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1:Normal Operation 0:Lane Numbers Reversed 15 -> 0, 14 -> 1, ...




CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Calpella Platform Design Guide
Revision 1.6


4.8.3.1 LVDS Switching
Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

4.8.3.2 eDP Switching
eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the DDPD_CTRLDATA strap high to 3.3V Core rail through 2.2 kΩ ±5% resistor, LVDS (L_DDC_DATA) strap as no connect and the eDP strap CFG[4] as no connect.

Page 482, 486




CFG7(Reserved) - Temporarily used for early Clarksfield samples.	
CFG7	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



VSS (AP34) can be left NC is CRB implementation; EDS/DG recommendation to GND.

PROCESSOR CORE POWER **Clarksfield = 52A** **Arrandale = 48A**



+VCC_CORE

CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER








CPU CORE SUPPLY

POWER

CPU VIDS

SENSE

CLARKUNF



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are
 Arrandale VTT=1.05V;
 Clarksfield VTT=1.1V

DIS(Clarksfield +1.05V_VTT) = 14.4A

DIS(Arrandale +1.05V_VTT) = 20.95A





UMA(Arrandale +1.05V_VTT) = 19.84A



UMA



Title			CPU (VCC_CORE)	
Size	Document Number	Rev	SA	
Date:	Tuesday, September 08, 2009	Sheet	12	of 90

Please note that the VTT Rail Values are
Arrandale VTT=1.05V;
Clarksfield VTT=1.1V





UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

Document Number

Rev

Vostro Calpella

SA

Date: Tuesday, September 08, 2009

Sheet 14 of 90

(Blank)

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Date: Tuesday, September 08, 2009

Reserved

Vostro Calpella

Rev
SA

Sheet 16 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
A3

Document Number

Rev

Vostro Calpella

SA



Date: Tuesday, September 08, 2009


Sheet	17	of	90
-------	----	----	----

```

10 M_A_DQS#[7..0] << >>
10 M_A_DQ[63..0] << >>
10 M_A_DM[7..0] << >>
10 M_A_DQS[7..0] << >>
10 M_A_A[15..0] << >>

```





BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI(Default)

A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Calpella Platform Design Guide
Revision 1.6

Table 111. Overcurrent Pin Example Configuration

These OC7# pins are not used for USB overcurrent protection and should be configured as GPIOs. The unused USB ports can be left as no connect.

Add USB Port for right side board
2009/07/13

USB	
Pair	Device
0	USB1 > LAN BOARD
1	USB4 > LAN BOARD
2	USB2 > M/B
3	USB3 > M/B
4	USB for ESATA
5	RESERVED
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	RESERVED
10	Biometric
11	CAMERA
12	New Card
13	WLAN

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (PCI/USB/NVRAM)

Size

Document Number


Rev



SA

Date: Tuesday, September 08, 2009


Sheet 21 of 90


Option to "Disable" clkrun.
Pulling it down will keep the clks running.




[illegible]

ESATA










UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				
PCH (POWER1)				
Size	Document Number			Rev
Vostro Calpella			SA	
Date:	Tuesday, September 08, 2009	Sheet	26	of 90





UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size	Document Number	Rev
		SA

Date: Tuesday, September 08, 2009 Sheet 28 of 90

(Blank)

UMA		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserve)		
Size	Document Number	Rev
Custom	Vostro Calpella	SA
Date:	Tuesday, September 08, 2009	Sheet 29 of 90

(Blank)

UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Vostro Calpella		Rev SA
Date: Tuesday, September 08, 2009	Sheet 1	31 of	90

(Blank)

UMA



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Rev
SA

Date: Tuesday, September 08, 2009Sheet 32 of 90

1

(Blank)

UMA			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		<i>(Reserve)</i>	
Size	Document Number		Rev
Custom	Vostro Calpella		SA
Date:	Tuesday, September 08, 2009	Sheet 33 of	90

(Blank)

UMA		
 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserve)		
Size	Document Number	Rev
Custom	Vostro Calpella	SA
Date:	Tuesday, September 08, 2009	Sheet 34 of 90

(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Vostro Calpella

Date: Tuesday, September 08, 2009

(Reserve)

Rev
SA

Sheet 35 of 90

1

5	4	3	2	1
D				D
C				C
B				B
A				A

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPM


Size
Custom

Document Number
Vostro Calpella

Rev
SA

Date: Tuesday, September 08, 2009

Sheet 36 of 90



(Blank)

UMA

DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserve)		
Size	Document Number	Rev
Custom	Vostro Calpella	SA
Date:	Tuesday, September 08, 2009	Sheet 38 of 90


1

SSID = Thermal

1. CPU System Sensor

Q3905 must be near CPU


C3912 must be near Q3905



Layout notice:

H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil

2. GPU Sensor (DIS)



81 VGA_THERMDA <<< R3919 1 DIS 2 0R2J-2-GP


81 VGA_THERMDA <<< R3919 1 DIS 2 0R2J-2-GP

CH2 TDC R3920 1 UMA 2 0R2J-2-GP

CH2 TDA R3921 1 UMA 2 0R2J-2-GP

Layout notice :

Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.



C3901 must be near Q3901

C3901 must be near Q3901


C3903 must be near EMC2102

C3903 must be near EMC2102

3.HW T8 sensor

Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.


32K suspend clock output



GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale


EMC2102



GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$
T8 shutdown is set 88 deg-C.

Free Fall Sensor



Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

Note

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.


(Blank)

UMA


		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Vostro Calpella		Rev SA
Date:	Tuesday, September 08, 2009	Sheet	41 of 90

SSID = PWR.Support


DCin CONN



AFTP4304	1	+DC IN
AFTP4305	1	PS ID R
AFTP4306	1	GND




Batt Connector




UMA

2009/08/03




2009/07/28
Change 2N7002 ESD protect from standard to 1KV type
P/N:84.2N702.E31



DIS(Clarksfied)
Design Current =6.58A
10.34A<OCP<12.23A

DIS(Auburndale)
Design Current =6.76A
10.61A<OCP<12.54A



UMA(Auburndale)
Design Current =5.58A
8.77A<OCP<10.36A



DIS(Clarksfied)
Design Current =8.53A
13.41A<OCP< 15.84A

DIS(Auburndale)
Design Current =8.53A
13.41A<OCP< 15.84A



UMA(Auburndale)
Design Current =8.53A
13.41A<OCP< 15.84A



DIS(Clarksfied)
Design Current =8.53A
13.41A<OCP< 15.84A

DIS(Auburndale)
Design Current =8.53A
13.41A<OCP< 15.84A

UMA(Auburndale)
Design Current =8.53A
13.41A<OCP< 15.84A



2009/08/26


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMB104T-3R3MS Cyntec 11.8mohm Isat =16Arms 68.2R210.20C
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.00L
H/S: SIS412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: PCMC104T-2R2MN Cyntec 7 mohm Isat =27Arms 68.2R210.20C
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.00L
H/S: SIS412DN/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037


TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
GND	200KHz	265KHz	Operating Mode	00A Auto Skip	Auto Skip	PWM only
VREF	245KHz	305KHz				
VREG3	300KHz	375KHz	EN0	Open	820kΩ to GND	GND
VREG5	365KHz	460KHz	Operating Mode	enable both LD0s, VCLK on and ready to turn on switcher channels	enable both LD0s, VCLK off and ready to turn on switcher channels	disable all circuit



TPS51218 for +1.05V/+1.1V_VTT



SSID = PWR.Plane.Regulator_1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

VDDQSET	VDDQ (V)	VTTREF and VTT	NOTE
GND	2.5	VDDQSNS/2	DDR
V5IN	1.8	VDDQSNS/2	DDR2
FB Resistors	Adjustable	VDDQSNS/2	1.5 V < VDDQ < 3 V

I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
Inductor: 1.0uH PCMC104T-1R0MN Cyntec DCR:3.5mohm Isat=40Arms 68.1R01A.20A
O/P cap: 330u 2V EEFSX0D331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
O/P cap: 220u 2V EEFCX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SLR460DP/ POWERPAK-8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->400KHz

DIS(Clarksfied)
Design Current = 14.52A
22.82A<OCP<26.97A

DIS(Auburdale)
Design Current = 12.42A
19.52A<OCP<23.07A

UMA(Auburdale)
Design Current = 8.51A
13.37A<OCP<15.8A

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File
TPSS1116 +1.5V SUS


Size
Custom

Document Number
DW Calpella

Date: Tuesday, September 08, 2009
Sheet 50 of 90

Rev
X00

SSID = PWR.Plane.Regulator_1p05v



$V_{out} = 0.75V * (R1 + R2) / R2$

	ASM	Non_ASM
TI	PR5218, PR5211	PR5217, PR5216
RT	PR5217, PR5216	PR5218, PR5211

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH PCMC063T-2R2MN Cyntec DCR:20mohm Isat =14Arms 68.2R210.20B
O/P cap: 220U 2V EEFCX0D221R 15m0hm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SIS412DN/ 24mohm/30m0hm@4.5Vgs/ 84.00412.037
L/S: SI7716ADN/ 13.5mohm/16.5mohm@4.5Vgs/ 84.07716.037
Switching freq-->320KHz

UMA


**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

TitleDC to DC 1.05V

Size A3	Document Number DW Calpella (Clarksfield)	Rev SA
------------	---	------------------

Date: Tuesday, September 08, 2009Sheet 52 of 90

SSID = CPU.GFX.Regulator



UMA
Thermal Design Current = 12A
Max. Current = 22A
 $24.2A < OCP < 28.6A$


I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCMC104T-R56mN Cyntec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330U 2.5V EEF5304331ER 9mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: S17686DP/ POWERPAK- 8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: S1R460DP/ POWERPAK- 8/ 4.9mOhm/6.1mohm@4.5Vgs/ 84.00460.037

SSID = VIDEO


close PCH

close GPU

UMA/DIS LVDS DDC CLK/DAT select circuit






LVDS CONNECTOR




UMA/DIS LVDS PWM select circuit

2009/07/27
Added LCD brightness control by EC.
2009/07/29
Removed LCD brightness control, Combine EC and GPU





SSID = Inverter

INVERTER POWER



SSID = VIDEO

LCD POWER




H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **LCD/Inverter Connector**
Size: Document Number
Custom: **Vostro Calpella** Rev: SA
Date: Tuesday, September 08, 2009 Sheet: 54 of 90

SSID = VIDEO




Layout Note:

*Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
* RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.




20.20401.015





Close PCH

Close GPU



UMA/DIS CRT DDC CLK/DAT select circuit





UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT Connector	
Size	Document Number	Rev		SA
A3	Vostro Calpella			
Date:	Tuesday, September 08, 2009	Sheet	55	of 90

(Blank)


UMA		
DELL Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
(Reserve)		
Size Custom	Document Number Vostro Calpella	Rev SA
Date: Tuesday, September 08, 2009	Sheet 56 of 90	1



SKT-HDMI19P-25-GP


22.10296.061

HDMI level shift circuit




Close PCH



Close GPU



UMA/DIS HDMI DDC CLK/DAT select circuit




H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



2009/07/28
Change 2N7002 ESD protect from standard to 1kV type
P/N: 04.2N702.E31

UMA/DIS HDMI Detection select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **HDMI Connector**

Size: A3 Document Number: **Vostro Calpella** Rev: SA

Date: Tuesday, September 08, 2009 Sheet: 57 of 90

SSID = Thermal

Fan Connector



UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

58_FAN

Size
A3

Document Number

Vostro Calpella


Rev

SA

Date: Tuesday, September 08, 2009


Sheet 58 of 90

ODD Connector



SATA_RX- and SATA_RX+ Trace
Length match within 20 mil

SATA HDD Connector




SATA HDD Interface comment


--- GND
RX+
RX-
--- GND
TX-
TX+
--- GND

----- 3.3V
----- 3.3V
----- 3.3V
--- GND
--- GND / Dell Detected Pin
--- GND
----- 5V
----- 5V
----- 5V
--- GND
(Dell: FFS_INT for supported HDD)
--- GND
----- 12V
----- 12V
----- 12V

Close to CONN
5V power pin




Close to CONN
3.3V power pin



SSID = AUDIO

Speaker Connector



UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Speaker/HP/MIC Jack**


Size A3 Document Number **Vostro Calpella** Rev SA

Date: Tuesday, September 08, 2009 Sheet 60 of 90


UMA		A	
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size A3	Document Number	Rev	
	Vostro Calpella	SA	
Date:	Tuesday, September 08, 2009	Sheet	61 of 90

SSID = Flash.ROM

SPI FLASH ROM (256K Bytes) for KBC




SPI FLASH ROM (4M Bytes) for PCH











SSID = RBATT

RTC Connector







SSID = USB



USB Power



ESATA Power




	If you added U6301(SN75LVCP412RTJR-GP). You need to BOM change
ASM	R6313, R6314, R6315, R6318, R6319, R6320, R6321 C6309, C6310, C6313, C6314, C6307, C6308, C6317
DY	RN6301, RN6302



SSID = Wireless

Mini Card Connector(802.11a/b/g/n)




UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
MINICARD(WLAN)/ITP CONN

Size A3 Document Number **Vostro Calpella** Rev SA

Date: Tuesday, September 08, 2009 Sheet 64 of 90



UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
WWAN Connector			
Size	Document Number		Rev
A3	Vostro Calpella		SA
Date:	Tuesday, September 08, 2009		Sheet 65 of 90


For LED & Capacity board:

LED Type	Color	Power rail
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN WIMAX LED	White	RUN


For IO board:

LED Type	Color	Power rail
PWR LED2	White(Multi-color)	ALW
BATTERY LED2	Amber(Multi-color)	ALW
	White(Multi-color)	ALW

PWR BTN LED



SCRLK LED




CAPS LED




NUM LED




Bluetooth LED



WLAN LED




HD LED



Power & Battery LED

2009/08/12
Changed battery LED be one LED with bi-color (white and amber). For I/O board. Update Spec.



UMA




Title LED		
Size A3	Document Number Vostro Calpella	Rev SA
Date: Tuesday, September 08, 2009	Sheet 66 of 90	


(Blank)

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN




SSID = Touch.Pad


TouchPad Connector



Hall Sensor Connector



GOLDEN FINGER FOR DEBUG BOARD



(Blank)

UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	Title	Date	Page	No.	of	Total	Pages	Total	Pages	Total	Pages	Total	Pages	Total	Pages	Total	Pages
---	-------	------	------	-----	----	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------	-------

PX Swith-2

Size
A3


Document Number

Vostro Calpella

Rev	SA
-----	-----------

Date: Tuesday, September 08, 2009

Sheet 71 of 90





UMA

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Braidwood</i>			
Size A3	Document Number		Rev SA
Date: Tuesday, September 08, 2009		Sheet 72 of 90	1


Camera Connector

2009/07/31
Change CAMERA1 connector pin define.
For cable is already to be finished




UMA



Close to connector




UMA/DIS HDMI signal select circuit



UMA HDMI level shift circuit




LAN baord CON




2009/07/27
Change TPM connector to 20.K0238.010
2009/07/30
Change TPM1 connector to 20.K0238.010

TPM board CON



Place near CON1




AFTP7664	1	+5V_ALW
AFTP7665	1	+3.3V_ALW
AFTP7666	1	+3.3V_RUN
AFTP7631	1	USB_PWR_EN#
AFTP7672	1	USB_OC#0_1
AFTP7637	1	USB_PN0
AFTP7638	1	USB_PP0
AFTP7641	1	USB_PN1
AFTP7643	1	USB_PP1
AFTP7655	1	GPIO_DSM
AFTP7633	1	PCIE_IRXP3_LRTXP3
AFTP7641	1	PCIE_IRXN3_LRTXN3
AFTP7643	1	PCIE_ITXP3_LRXP3
AFTP7642	1	PCIE_ITXN3_LRXN3
AFTP7643	1	CLK_PCIE_LAN
AFTP7644	1	CLK_PCIE_LAN#
AFTP7645	1	CLKREQ#_LAN
AFTP7646	1	PLT_RST#
AFTP7647	1	PM_LAN_ENABLE
AFTP7653	1	PCIE_WAKE#


UMA

SSID = User.Interface


Audio board CON



2009/07/27
Change CON4 PIN define
Remove +15V_ALW
2009/07/29
Change CON4 connector to 20.K0275.028
And change CON4 pin define
2009/08/03
Change CON4 pin define.
2009/08/18
Change CON4 connector P/N:20.K0315.020
2009/08/19
Remove AUD_VREFOUT_B from Audio board to main board.




Place near CON4




AFTP7706	1	+3.3V_RUN
AFTP7709	1	WIRELESS_ON#/OFF
AFTP7702	1	WLAN_ACT
AFTP7703	1	BLUETOOTH_EN
AFTP7704	1	BT_LED
AFTP7705	1	BT_ACT
AFTP7707	1	USB_PP8
AFTP7708	1	USB_PN8
AFTP7713	1	EXT_MIC_JD#
AFTP7714	1	AUD_EXT_MIC_L
AFTP7715	1	AUD_EXT_MIC_R
AFTP7716	1	AUD_HP1_JD#
AFTP7717	1	AUD_VREFOUT_B
AFTP7718	1	AUD_HP1_JACK_L
AFTP7719	1	AUD_HP1_JACK_R

Place near CON6



AFTP7786	1	PCIE_CLK_RQ5#
AFTP7758	1	+3.3V_ALW
AFTP7757	1	+3.3V_RUN
AFTP7760	1	+1.5V_RUN
AFTP7761	1	USB_PN12
AFTP7759	1	USB_PP12
AFTP7761	1	PCIE_IRXN5_NTXN5
AFTP7765	1	PCIE_IRXP5_NTXP5
AFTP7764	1	PCIE_ITXN5_NRXN5
AFTP7763	1	PCIE_ITXP5_NRXP5
AFTP7771	1	CLK_PCIE_NEW#
AFTP7770	1	CLK_PCIE_NEW
AFTP7766	1	PCIE_WAKE#
AFTP7769	1	NEWCARD_CLKREQ#
AFTP7768	1	PCH_SMB_CLK
AFTP7767	1	PCH_SMB_DATA
AFTP7771	1	PM_SLP_S3#
AFTP7776	1	PM_SLP_S4#
AFTP7774	1	BATT_LED_WHITE
AFTP7773	1	BATT_LED_ORANGE
AFTP7772	1	PWR2_LED
AFTP7775	1	CLK_PCIE_RSU230
AFTP7780	1	CLK_PCIE_RSU230#
AFTP7778	1	PCIE_ITXP1_CRXP1
AFTP7776	1	PCIE_ITXN1_CRXN1
AFTP7783	1	PCIE_IRXP1_CTXP1
AFTP7782	1	PCIE_IRXN1_CTXN1
AFTP7781	1	PLT_RST#

IO board CON



2009/07/28
Change CON6 connector to 20.K0286.040
2009/08/05
Change CON6 pin define
2009/08/12
Change CON6 pin define


UMA




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		IO Board/Audio Board Connector	
Size	A3	Document Number	Rev
Date: Tuesday, September 08, 2009		Vostro Calpella	
Sheet		77	of 90

Finger Printer Connector




LED&Capacity board CONN





SSID = Mechanical








BOSS:




2009/07/30
Change connector




HOLE :




SSID = VIDEO




SSID = VIDEO




CLK GEN 27M select:




Main 82.30034.651





Added CLK GEN 27M select circuit 2009/06/15
Added R8132 (DY) 2009/06/17




+IFPAB_IOVDD




+IFPC_IOVDD




+IFPAB_PLLVDD



+IFPC_PLLVDD



SSID = VIDEO

SSID = VIDEO

Strap pin resistor need use 1% resistor (NV Design Guide)

+3.3V_RUN_GPU

84.85 MDA[0..63]

UB001A 1 OF 16

89.90 MDC[0..63]

UB001B 2 OF 16

MDA0 L32 FBA D0
MDA1 N33 FBA D1
MDA2 L33 FBA D2
MDA3 N34 FBA D3
MDA4 N35 FBA D4
MDA5 P36 FBA D5
MDA6 P37 FBA D6
MDA7 P38 FBA D7
MDA8 K39 FBA D8
MDA9 K40 FBA D9
MDA10 K41 FBA D10
MDA11 H42 FBA D11
MDA12 G43 FBA D12
MDA13 G44 FBA D13
MDA14 E45 FBA D14
MDA15 E46 FBA D15
MDA16 G51 FBA D16
MDA17 F52 FBA D17
MDA18 G53 FBA D18
MDA19 G54 FBA D19
MDA20 K55 FBA D20
MDA21 K56 FBA D21
MDA22 H57 FBA D22
MDA23 K58 FBA D23
MDA24 L59 FBA D24
MDA25 L60 FBA D25
MDA26 M61 FBA D26
MDA27 N62 FBA D27
MDA28 M63 FBA D28
MDA29 P64 FBA D29
MDA30 R65 FBA D30
MDA31 R66 FBA D31
MDA32 AG30 FBA D32
MDA33 AG32 FBA D33
MDA34 AH31 FBA D34
MDA35 AF31 FBA D35
MDA36 AF30 FBA D36
MDA37 AE30 FBA D37
MDA38 AC32 FBA D38
MDA39 AD30 FBA D39
MDA40 AN33 FBA D40
MDA41 AL31 FBA D41
MDA42 AM33 FBA D42
MDA43 AL34 FBA D43
MDA44 AK30 FBA D44
MDA45 AK32 FBA D45
MDA46 AJ30 FBA D46
MDA47 AH30 FBA D47
MDA48 AH35 FBA D48
MDA49 AH36 FBA D49
MDA50 AH34 FBA D50
MDA51 AH32 FBA D51
MDA52 AJ33 FBA D52
MDA53 AL36 FBA D53
MDA54 AM34 FBA D54
MDA55 AM35 FBA D55
MDA56 AF33 FBA D56
MDA57 AE32 FBA D57
MDA58 AF34 FBA D58
MDA59 AE36 FBA D59
MDA60 AE34 FBA D60
MDA61 AE33 FBA D61
MDA62 AB32 FBA D62
MDA63 AC35 FBA D63

FBA_CMD0 V32 FBA_CMD_0
FBA_CMD1 V31 FBA_CMD_1
FBA_CMD2 U31 FBA_CMD_2
FBA_CMD3 V32 FBA_CMD_3
FBA_CMD4 AB35 FBA_CMD_4
FBA_CMD5 AB34 FBA_CMD_5
FBA_CMD6 V35 FBA_CMD_6
FBA_CMD7 V33 FBA_CMD_7
FBA_CMD8 V30 FBA_CMD_8
FBA_CMD9 T34 FBA_CMD_9
FBA_CMD10 T35 FBA_CMD_10
FBA_CMD11 AB31 FBA_CMD_11
FBA_CMD12 C30 FBA_CMD_12
FBA_CMD13 V34 FBA_CMD_13
FBA_CMD14 V32 FBA_CMD_14
FBA_CMD15 AA30 FBA_CMD_15
FBA_CMD16 AA32 FBA_CMD_16
FBA_CMD17 C33 FBA_CMD_17
FBA_CMD18 U32 FBA_CMD_18
FBA_CMD19 U34 FBA_CMD_19
FBA_CMD20 FBA_CMD_20
FBA_CMD21 W34 FBA_CMD_21
FBA_CMD22 W34 FBA_CMD_22
FBA_CMD23 V30 FBA_CMD_23
FBA_CMD24 U35 FBA_CMD_24
FBA_CMD25 V30 FBA_CMD_25
FBA_CMD26 U34 FBA_CMD_26
FBA_CMD27 AB30 FBA_CMD_27
FBA_CMD28 AB33 FBA_CMD_28
FBA_CMD29 T33 FBA_CMD_29
FBA_CMD30 W32 FBA_CMD_30
FBA_CMD31 FBA_CMD_31
FBA_CMD32 FBA_CMD_32
FBA_CMD33 FBA_CMD_33
FBA_CMD34 FBA_CMD_34
FBA_CMD35 FBA_CMD_35
FBA_CMD36 FBA_CMD_36
FBA_CMD37 FBA_CMD_37
FBA_CMD38 FBA_CMD_38
FBA_CMD39 FBA_CMD_39
FBA_CMD40 FBA_CMD_40
FBA_CMD41 FBA_CMD_41
FBA_CMD42 FBA_CMD_42
FBA_CMD43 FBA_CMD_43
FBA_CMD44 FBA_CMD_44
FBA_CMD45 FBA_CMD_45
FBA_CMD46 FBA_CMD_46
FBA_CMD47 FBA_CMD_47
FBA_CMD48 FBA_CMD_48
FBA_CMD49 FBA_CMD_49
FBA_CMD50 FBA_CMD_50
FBA_CMD51 FBA_CMD_51
FBA_CMD52 FBA_CMD_52
FBA_CMD53 FBA_CMD_53
FBA_CMD54 FBA_CMD_54
FBA_CMD55 FBA_CMD_55
FBA_CMD56 FBA_CMD_56
FBA_CMD57 FBA_CMD_57
FBA_CMD58 FBA_CMD_58
FBA_CMD59 FBA_CMD_59
FBA_CMD60 FBA_CMD_60
FBA_CMD61 FBA_CMD_61
FBA_CMD62 FBA_CMD_62
FBA_CMD63 FBA_CMD_63

FBA_CMD_0 84
FBA_CMD_1 84
FBA_CMD_2 84
FBA_CMD_3 84
FBA_CMD_4 84
FBA_CMD_5 84
FBA_CMD_6 84
FBA_CMD_7 84
FBA_CMD_8 84
FBA_CMD_9 84
FBA_CMD_10 84
FBA_CMD_11 85
FBA_CMD_12 84
FBA_CMD_13 84
FBA_CMD_14 84
FBA_CMD_15 84
FBA_CMD_16 85
FBA_CMD_17 84
FBA_CMD_18 84
FBA_CMD_19 84
FBA_CMD_20 84
FBA_CMD_21 84
FBA_CMD_22 84
FBA_CMD_23 84
FBA_CMD_24 84
FBA_CMD_25 84
FBA_CMD_26 84
FBA_CMD_27 85
FBA_CMD_28 84
FBA_CMD_29 84
FBA_CMD_30 84
FBA_CMD_31 84
FBA_CMD_32 84
FBA_CMD_33 84
FBA_CMD_34 84
FBA_CMD_35 84
FBA_CMD_36 84
FBA_CMD_37 84
FBA_CMD_38 84
FBA_CMD_39 84
FBA_CMD_40 84
FBA_CMD_41 84
FBA_CMD_42 84
FBA_CMD_43 84
FBA_CMD_44 84
FBA_CMD_45 84
FBA_CMD_46 84
FBA_CMD_47 84
FBA_CMD_48 84
FBA_CMD_49 84
FBA_CMD_50 84
FBA_CMD_51 84
FBA_CMD_52 84
FBA_CMD_53 84
FBA_CMD_54 84
FBA_CMD_55 84
FBA_CMD_56 84
FBA_CMD_57 84
FBA_CMD_58 84
FBA_CMD_59 84
FBA_CMD_60 84
FBA_CMD_61 84
FBA_CMD_62 84
FBA_CMD_63 84


MDC0 B13 FBC D0
MDC1 D13 FBC D1
MDC2 D13 FBC D2
MDC3 A14 FBC D3
MDC4 C16 FBC D4
MDC5 B16 FBC D5
MDC6 A17 FBC D6
MDC7 D17 FBC D7
MDC8 C13 FBC D8
MDC9 FBC D9
MDC10 C11 FBC D10
MDC11 A11 FBC D11
MDC12 C10 FBC D12
MDC13 C8 FBC D13
MDC14 A8 FBC D14
MDC15 A8 FBC D15
MDC16 E8 FBC D16
MDC17 E8 FBC D17
MDC18 F19 FBC D18
MDC19 F12 FBC D19
MDC20 F12 FBC D20
MDC21 F12 FBC D21
MDC22 D11 FBC D22
MDC23 E11 FBC D23
MDC24 D12 FBC D24
MDC25 E13 FBC D25
MDC26 F14 FBC D26
MDC27 F14 FBC D27
MDC28 F15 FBC D28
MDC29 F16 FBC D29
MDC30 F16 FBC D30
MDC31 F17 FBC D31
MDC32 F17 FBC D32
MDC33 F27 FBC D33
MDC34 F28 FBC D34
MDC35 E28 FBC D35
MDC36 D26 FBC D36
MDC37 F25 FBC D37
MDC38 D24 FBC D38
MDC39 E26 FBC D39
MDC40 E32 FBC D40
MDC41 E32 FBC D41
MDC42 D33 FBC D42
MDC43 E31 FBC D43
MDC44 C33 FBC D44
MDC45 F29 FBC D45
MDC46 D30 FBC D46
MDC47 E29 FBC D47
MDC48 D29 FBC D48
MDC49 C31 FBC D49
MDC50 C29 FBC D50
MDC51 B31 FBC D51
MDC52 C32 FBC D52
MDC53 B32 FBC D53
MDC54 B35 FBC D54
MDC55 B34 FBC D55
MDC56 A29 FBC D56
MDC57 B28 FBC D57
MDC58 A28 FBC D58
MDC59 C28 FBC D59
MDC60 C26 FBC D60
MDC61 D25 FBC D61
MDC62 B25 FBC D62
MDC63 A25 FBC D63

FBC_CMD_0 89
FBC_CMD_1 89
FBC_CMD_2 89
FBC_CMD_3 89
FBC_CMD_4 89
FBC_CMD_5 89
FBC_CMD_6 89
FBC_CMD_7 89
FBC_CMD_8 89
FBC_CMD_9 89
FBC_CMD_10 89
FBC_CMD_11 90
FBC_CMD_12 89
FBC_CMD_13 89
FBC_CMD_14 89
FBC_CMD_15 89
FBC_CMD_16 89
FBC_CMD_17 89
FBC_CMD_18 89
FBC_CMD_19 89
FBC_CMD_20 89
FBC_CMD_21 89
FBC_CMD_22 89
FBC_CMD_23 89
FBC_CMD_24 89
FBC_CMD_25 89
FBC_CMD_26 89
FBC_CMD_27 89
FBC_CMD_28 89
FBC_CMD_29 89
FBC_CMD_30 89
FBC_CMD_31 89
FBC_CMD_32 89
FBC_CMD_33 89
FBC_CMD_34 89
FBC_CMD_35 89
FBC_CMD_36 89
FBC_CMD_37 89
FBC_CMD_38 89
FBC_CMD_39 89
FBC_CMD_40 89
FBC_CMD_41 89
FBC_CMD_42 89
FBC_CMD_43 89
FBC_CMD_44 89
FBC_CMD_45 89
FBC_CMD_46 89
FBC_CMD_47 89
FBC_CMD_48 89
FBC_CMD_49 89
FBC_CMD_50 89
FBC_CMD_51 89
FBC_CMD_52 89
FBC_CMD_53 89
FBC_CMD_54 89
FBC_CMD_55 89
FBC_CMD_56 89
FBC_CMD_57 89
FBC_CMD_58 89
FBC_CMD_59 89
FBC_CMD_60 89
FBC_CMD_61 89
FBC_CMD_62 89
FBC_CMD_63 89


FBC_CMD_0 89
FBC_CMD_1 89
FBC_CMD_2 89
FBC_CMD_3 89
FBC_CMD_4 89
FBC_CMD_5 89
FBC_CMD_6 89
FBC_CMD_7 89
FBC_CMD_8 89
FBC_CMD_9 89
FBC_CMD_10 89
FBC_CMD_11 90
FBC_CMD_12 89
FBC_CMD_13 89
FBC_CMD_14 89
FBC_CMD_15 89
FBC_CMD_16 89
FBC_CMD_17 89
FBC_CMD_18 89
FBC_CMD_19 89
FBC_CMD_20 89
FBC_CMD_21 89
FBC_CMD_22 89
FBC_CMD_23 89
FBC_CMD_24 89
FBC_CMD_25 89
FBC_CMD_26 89
FBC_CMD_27 89
FBC_CMD_28 89
FBC_CMD_29 89
FBC_CMD_30 89
FBC_CMD_31 89
FBC_CMD_32 89
FBC_CMD_33 89
FBC_CMD_34 89
FBC_CMD_35 89
FBC_CMD_36 89
FBC_CMD_37 89
FBC_CMD_38 89
FBC_CMD_39 89
FBC_CMD_40 89
FBC_CMD_41 89
FBC_CMD_42 89
FBC_CMD_43 89
FBC_CMD_44 89
FBC_CMD_45 89
FBC_CMD_46 89
FBC_CMD_47 89
FBC_CMD_48 89
FBC_CMD_49 89
FBC_CMD_50 89
FBC_CMD_51 89
FBC_CMD_52 89
FBC_CMD_53 89
FBC_CMD_54 89
FBC_CMD_55 89
FBC_CMD_56 89
FBC_CMD_57 89
FBC_CMD_58 89
FBC_CMD_59 89
FBC_CMD_60 89
FBC_CMD_61 89
FBC_CMD_62 89
FBC_CMD_63 89

FBC_CMD_0 89
FBC_CMD_1 89
FBC_CMD_2 89
FBC_CMD_3 89
FBC_CMD_4 89
FBC_CMD_5 89
FBC_CMD_6 89
FBC_CMD_7 89
FBC_CMD_8 89
FBC_CMD_9 89
FBC_CMD_10 89
FBC_CMD_11 90
FBC_CMD_12 89
FBC_CMD_13 89
FBC_CMD_14 89
FBC_CMD_15 89
FBC_CMD_16 89
FBC_CMD_17 89
FBC_CMD_18 89
FBC_CMD_19 89
FBC_CMD_20 89
FBC_CMD_21 89
FBC_CMD_22 89
FBC_CMD_23 89
FBC_CMD_24 89
FBC_CMD_25 89
FBC_CMD_26 89
FBC_CMD_27 89
FBC_CMD_28 89
FBC_CMD_29 89
FBC_CMD_30 89
FBC_CMD_31 89
FBC_CMD_32 89
FBC_CMD_33 89
FBC_CMD_34 89
FBC_CMD_35 89
FBC_CMD_36 89
FBC_CMD_37 89
FBC_CMD_38 89
FBC_CMD_39 89
FBC_CMD_40 89
FBC_CMD_41 89
FBC_CMD_42 89
FBC_CMD_43 89
FBC_CMD_44 89
FBC_CMD_45 89
FBC_CMD_46 89
FBC_CMD_47 89
FBC_CMD_48 89
FBC_CMD_49 89
FBC_CMD_50 89
FBC_CMD_51 89
FBC_CMD_52 89
FBC_CMD_53 89
FBC_CMD_54 89
FBC_CMD_55 89
FBC_CMD_56 89
FBC_CMD_57 89
FBC_CMD_58 89
FBC_CMD_59 89
FBC_CMD_60 89
FBC_CMD_61 89
FBC_CMD_62 89
FBC_CMD_63 89

FBC_CMD_0 89
FBC_CMD_1 89
FBC_CMD_2 89
FBC_CMD_3 89
FBC_CMD_4 89
FBC_CMD_5 89
FBC_CMD_6 89
FBC_CMD_7 89
FBC_CMD_8 89
FBC_CMD_9 89
FBC_CMD_10 89
FBC_CMD_11 90
FBC_CMD_12 89
FBC_CMD_13 89
FBC_CMD_14 89
FBC_CMD_15 89
FBC_CMD_16 89
FBC_CMD_17 89
FBC_CMD_18 89
FBC_CMD_19 89
FBC_CMD_20 89
FBC_CMD_21 89
FBC_CMD_22 89
FBC_CMD_23 89
FBC_CMD_24 89
FBC_CMD_25 89
FBC_CMD_26 89
FBC_CMD_27 89
FBC_CMD_28 89
FBC_CMD_29 89
FBC_CMD_30 89
FBC_CMD_31 89
FBC_CMD_32 89
FBC_CMD_33 89
FBC_CMD_34 89
FBC_CMD_35 89
FBC_CMD_36 89
FBC_CMD_37 89
FBC_CMD_38 89
FBC_CMD_39 89
FBC_CMD_40 89
FBC_CMD_41 89
FBC_CMD_42 89
FBC_CMD_43 89
FBC_CMD_44 89
FBC_CMD_45 89
FBC_CMD_46 89
FBC_CMD_47 89
FBC_CMD_48 89
FBC_CMD_49 89
FBC_CMD_50 89
FBC_CMD_51 89
FBC_CMD_52 89
FBC_CMD_53 89
FBC_CMD_54 89
FBC_CMD_55 89
FBC_CMD_56 89
FBC_CMD_57 89
FBC_CMD_58 89
FBC_CMD_59 89
FBC_CMD_60 89
FBC_CMD_61 89
FBC_CMD_62 89
FBC_CMD_63 89



Strap pin	Strap pin define	Default Setting	Resistor Value	
			Pull-up	Pull-low
STRAP2	PCI_DEVID[3:0]	N11P-GE1 1 0 0 1 N10P-GE 1 0 0 0	R8305 N11P-GE1 10K ohm 5K ohm	R8316 DY
ROM_SI_GPU	RAM_CFG[3:0]	SAMSUNG 0 0 1 1 HYNIX 0 0 1 0	R8311 DY	R8308 SAMSUNG 20K ohm HYNIX 15K ohm



nVIDIA recommend

SSID = VIDEO

64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U
64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U

Place under / near VRAM

Close to VRAM side

Place under / near VRAM

		Wistron Corporation 21F, 88, Sec. 2, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title VRAM(1/2)			
Size A2	Document Number Vostro Calpella		Rev SA
Date: Tuesday, September 08, 2009	Sheet	84 of	90

SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$

DIS
Thermal Design Current = 21.5A
Max Current = 31.66A
34.83A < OCP < 41.16A

Frequency setting
470K -->290KHZ
200K -->340KHZ
100K -->380KHZ
39K -->430KHZ

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	0.96V
H	L	0.88V
L	L	0.8V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D331ER 9m0hm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/11m0hm/14m0hm@4.5Vgs/ 84.07686.037
L/S: SI1R460DP/ POWERPAK-8/ 4.9m0hm/6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->350KHZ

UMA

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title
TPS51218 +VCC GFX CORE

Size Document Number Rev
Custm **DW Calpella (Discrete)** **X00**




Date: Tuesday, September 08, 2009 Sheet 85 of 90

[illegible]

SSID = VIDEO



64X16 SAMSUNG K4W1G1646E-HC12 P/N:72.41164.H0U
64X16 HYNIX H5TQ1G63BFR-12C P/N:72.51G63.C0U



SSID = VIDEO

