


Spyder 13.3" UMA BLOCK DIAGRAM



+VCHGR	PAGE 32
+3.3V_ALW/+5V_ALW	PAGE 33
+1.5V_SUS/+0.75V_DDR_VTT	PAGE 34
+VCCSA_CORE	PAGE 36
+1.05V_PCH/+1.8V_RUN	PAGE 35
+VCC_CORE/+VCC_GFX_CORE	PAGE 37



Quanta Computer Inc.
PROJECT : D13

power State	SLP_S3#	SLP_S4#	SLP_S5#	ALW_ON	+3.3V_ALW	+5V_ALW	SUS_ON	+3.3V_SUS	+5V_SUS	RUN_ON	+3.3V_RUN	+5V_RUN	A0AC flag	USB2.0 Power share USB_BAK_EN#
S0	H	H	H	H	H	H	H	H	H	H	H	H	L	L
S3	L	H	H	H	H	H	H	H	H	L	L	L	L	L
S4/S5 AC	L	L	L	H	H	H	L	L	L	L	L	L	L	L
S4/S5 DC Only	L	L	L	L	L	L	L	L	L	L	L	L	L	L
AC/DC No Exist	L	L	L	L	L	L	L	L	L	L	L	L	L	L
A0AC(S4)	L	L	L	H	H	H	H	H	H	L	L	L	H	H






Quanta Computer Inc.
PROJECT : D13

CPU is i7 in schematic



Sandy Bridge Processor (CLK,MISC,JTAG)

CPU is i7 in schematic





Quanta Computer Inc.
PROJECT : D13

Sandy Bridge Processor (DDR3)


CPU is i7 in schematic

CPU is i7 in schematic




5	4
Sandy Bridge Processor (POWER)	

CPU is i7 in schematic




2	
Sandy Bridge Processor (GRAPHIC POWER)	

CPU is i7 in schematic




Sandy Bridge Processor (GND)

CPU is i7 in schematic



CPU is i7 in schematic




Processor Strapping

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP

Sandy Bridge Processor (RESERVED, CFG)

CPU is i7 in schematic



PGB straping pin unused for UMA only


CFG[6:5] (PCI Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



Quanta Computer Inc.
PROJECT : D13

U31C





On Die DSW VR Enable
High = Enable (Default)
Low = Disable




Quanta Computer Inc.
PROJECT : D13

Size	Document Number	Rev
	Cougar Point 1/7	1A
Date:	Thursday, October 13, 2011	Sheet 8 of 41


Cougar Point (GND)




Follow R05 QT stage design



Cougar Point (HDA, JTAG, SATA)



PCH JTAG Debug (CLG)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R96 330K 4 PCH_INTVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	[29] PCH_AZ_CODEC_SYNC R85 33 4 ACZ_SYNC_R 1K 4 R89 +3.3V_SUS



Quanta Computer Inc.
PROJECT : D13

PCI/USB/OC# Pull-up(CLG)

Cougar Point-M (PCI, USB, NVRAM)




Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 10K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 10K)									
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>Bit 0</th><th>Bit 1</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										
Default weak pull-up on GNT0/1# (Internal PU)												
DF_TVS	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm									




Quanta Computer Inc.
PROJECT : D13

Size	Document Number	Rev
	Cougar Point 4/7	1A
Date	Thursday, October 13, 2011	Sheet 11 of 41


Cougar Point-M (PCI-E, SMBUS, CLK)



SMBus/Pull-up(CLG)




CLK_REQ/Strap Pin(CLG)




Quanta Computer Inc.
PROJECT : D13

Cougar Point (GPIO,VSS_NCTF,RSVD)



Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)
Internal PU			

GPIO Pull-up/Pull-down(CLG)




RAM Vender select

	R254(1)	R255(0)
Samsung		V
Hynix	V	

RAM size select

	R256(1)	R257(0)
2G		V
4G	V	



Reserve (PDC)

HOST_ALERT#1	R87	1K 4
Intel ME Crypto Transport Layer Security (TLS) cipher suite		
Low = Disable (Default)		
High = Enable		

MFG-TEST

del 0527



Quanta Computer Inc.
PROJECT : D13


Size	Document Number	Rev
	Cougar Point 6/7	1A
Date:	Thursday, October 13, 2011	Sheet 13 of 41

FDI TERMINATION VOLTAGE OVERRIDE	LOW - Tx, Rx terminated to same voltage
----------------------------------	---

DMI TERMINATION VOLTAGE OVERRIDE	Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)
----------------------------------	--



Cougar Point (POWER)

COUGAR POINT (POWER)



CHANNEL A: SINGLE RANK 256Mb*8 DDR3

Samsung
2G D-die




Dan0406.remove 2 extra 10U decoupling.


Separate from
DIMM-A and
DIMM-B



Bank B: SINGLE RANK 256Mb*4 DDR3

Samsung
2G D-die




Separate from
DIMM-A and
DIMM-B







MINI DISPLAY PORT CONNECTOR




Quanta Computer Inc.
PROJECT : D13


40Pin LVDS



08/11: Q1 change to HF
(FDC655BN to BAM06550000)



Brightness Control



Quanta Computer Inc.
PROJECT : D13

DVCC10X			DVCC10		
Min	Typ	Max	Min	Typ	Max
1.00V	1.05V	1.10V	1.00V	1.05V	1.10V
Current = 25mA			Current = 90mA		




TX base on FL1009


RX base on FL1009

FL1009

10/04 NO.7

MiniCard WLAN connector






mSATA Connector

+5V_RUN is for testing mSATA by factory.
+1.5V are NC pin for this connector.

Max = 6000 mils
Min = 1000 mils
DG: Place TX cap close to connector


TX- based on SSD



RX- based on SSD




10/204 NO.7



Place caps close to connector.

TPM




Add EMC solution




Quanta Computer Inc.
PROJECT : D13

KEYBOARD CONNECTOR

03/30 Change CP1,CP2,CP3,CP4,CP5,CP6,C382 from Pop to Depop




$V_{i(on_max)} = -1.4V$
 $V_{i(off_min)} = -0.3$




Key board illumination

+KB_LED power trace width >10 mil




KEYBOARD CONNECTOR



Touch Pad

Add EMC solution



Quanta Computer Inc.
PROJECT : D13

For EC 4Mbit (512K Byte)

[22] EC_FLASH_SPI_CS#
[22] EC_FLASH_SPI_CLK
[22] EC_FLASH_SPI_DIN
[22] EC_FLASH_SPI_DO


Change R438,R435,R437 from 15 ohm to 0 ohm

For PCH 64Mbit (8M Byte)


Change R351,R399,R378,R358 from 15 ohm to 0 ohm

Change SPI ROM for BIOS to AKE3EFP0N04 -0613


RTC BATTERY



3VALW ON POWER LOGIC



For Debug PWR SW




Quanta Computer Inc.
PROJECT : D13

Size	Document Number	Rev
		1A
Date:	Thursday, October 13, 2011	Sheet 26 of 41

PWR SW/LED


Battery Status LED




Truth table of Battery LED

Battery Power State	BLED4	BLED3	BLED2	BLED1	BLED0	LED State
<20%	0	0	0	0	0	N/A
20%	0	0	0	0	1	D29
40%	0	0	0	1	1	D29 D30
60%	0	0	1	1	1	D29 D30 D31
80%	0	1	1	1	1	D29 D30 D31 D32
100%	1	1	1	1	1	D29 D30 D31 D32 D33



10/14, change current limit resistor from 365 ohm to 620





Battery LED button




Quanta Computer Inc.
PROJECT : D13







08/01: change CN4 PN from DFHD02MR401 change to DFHD02MR045






Quanta Computer Inc.
PROJECT : D13







Quanta Computer Inc.
PROJECT : D13

Size	Document Number	Rev
		1A
Date:	Thursday, October 13, 2011	Sheet 30 of 41

System Reset Circuit



09/30: NO.6





Need to add in BOM			
H7 h-tc217bc197d102p2 h-tc217bc197d102p2 H11 h-tc217bc197d102p2 h-tc217bc197d102p2	H8 h-tc217bc197d102p2 h-tc217bc197d102p2 H12 h-tc217bc197d102p2 h-tc217bc197d102p2	H6 h-tc217bc197d102p2 h-tc217bc197d102p2	H10 H-C220D142P2 H-C220D142P2
BOT-Size Need to modify PN			TOP-Size





Quanta Computer Inc.
PROJECT : D13

Size	Document Number	Rev
		1A
SCREW PAD		
Date:	Thursday, October 13, 2011	Sheet 31 of 41










NOTE 1:
AXG Core power: Loadline --4.6mOhm
OCP~22A

CPU Core power: Loadline --2.9mOhm
OCP~40A

	GT1	GT2
R6	931 / CS19312FB11	1.65K / CS21652FB29
R7	1.78K / CS21782FB00	2.55K / CS22552FB01
R8	169K / CS41692FB12	287K / CS42872FB13



9/30: CN1 change from D
DFHD05MR080 to DFHD05MS074

