MODEL NAME : ***AAM00***

PCB NO : ***LA-C361P***

BOM P/N :

Dell/Compal Confidential

Schematic Document

SKYLAKE-H

2014-05-22

Rev: 0.0 (M00)

@ : Nopop Component
CONN@ : Connector Component
R1@ / R3@ : R1/R3 CPN for CPU, GPU, PCB
TPM@ : TPM function
EMC@ : Pop of EMI parts
VRAMS@ : Samsung GDDR5 for GPU
VRAMH@ : Hynix GDDR5 for GPU
VRAMM@ : Micron GDDR5 for GPU
BreakDown@ : for measure power consumption
CSMB@ : CSMB sku
BC@ : BC sku (GPU N16P-Q1)
GX@ : GPU N16P-GX
UMA@ / DIS@ : UMA/DIS

Only for Review

PCB	*CPU*	*PCH*	*GPU*
ZZZ R1@ PCB 1BG LA-C361P REV0	UH1 R1@ MB SKL-H_BGA1440	UH2 R1@ SKY-H-PCH_BGA837	UV1 BC@ N16P-Q1-A2 UV1 GX@ N16P-GX-A2

Samsung 2G

RV312 20K_0402_1% VRAMS@

UV5 K4G41325FC-HC03_FBGA170P~D VRAMS@
UV6 K4G41325FC-HC03_FBGA170P~D VRAMS@
UV9 K4G41325FC-HC03_FBGA170P~D VRAMS@
UV10 K4G41325FC-HC03_FBGA170P~D VRAMS@

Hynix 2G

RV312 34.8K_0402_1% VRAMH@

UV5 H5GC4H24AJR-R0C_FBGA170P~D VRAMH@
UV6 H5GC4H24AJR-R0C_FBGA170P~D VRAMH@
UV9 H5GC4H24AJR-R0C_FBGA170P~D VRAMH@
UV10 H5GC4H24AJR-R0C_FBGA170P~D VRAMH@

Micron 2G

RV312 24.9K_0402_1% VRAMM@

UV5 EDW4032BABG-60-F_FBGA170P~D VRAMM@
UV6 EDW4032BABG-60-F_FBGA170P~D VRAMM@
UV9 EDW4032BABG-60-F_FBGA170P~D VRAMM@
UV10 EDW4032BABG-60-F_FBGA170P~D VRAMM@

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2011/08/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: *Cover Page*

Size: | Document Number: *LA-C361P* | Rev: 0.1(M00)

Date: Thursday, August 06, 2015 | Sheet 1 of 71



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date 2011/08/25	Title: Block diagram
Size	Document Number: LA-C361P		Rev: 0.1(000)
Date: Thursday, August 06, 2015	Sheet 2 of 71		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Confidential

Project Code : AAM00
File Name :



Only for KBS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **DB block diagram**

Size	Document Number	Rev
		0.1(000)

Date: Thursday, August 06, 2015 | Sheet 3 of 71

Board ID	Resistor
X00	N/A
X01	
X02	
X03	
A00	

USB3	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	None
5	None
6	None

USB 2.0	DESTINATION
1	USB Conn 1 (Right Side)
2	USB Conn 2 (Left Side)
3	None
4	NGFF-1 WLAN + BT
5	None
6	None
7	None
8	None
9	Touch screen
10	None
11	None
12	CAMERA

DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	None

LPC	DESTINATION
LPC0	MEC5085
LPC1	DEBUG PORT

PCI EXPRESS	DESTINATION
Lane 1	NGFF-1 WLAN + BT
Lane 2	CARD READER
Lane 3	None
Lane 4	None
Lane 5	None
Lane 6	None
Lane 7	None
Lane 8	None
Lane 9	SSD
Lane 10	SSD
Lane 11	SSD
Lane 12	SSD
Lane 13	None
Lane 14	None
Lane 15	Alpine Ridge
Lane 16	Alpine Ridge

USB3	DESTINATION
7	None
8	None
9	None
10	None

SATA	DESTINATION
0A	SSD
1A	N/A
N/A	N/A
N/A	N/A
0B	None
1B	HDD
2	None
3	None

CLKOUT_PCIE	DESTINATION	CLKOUT_PCIE	DESTINATION
0	None	10	None
1	None	11	None
2	None	12	None
3	NGFF-1 WLAN	13	None
4	CARD READER	14	None
5	Thunderbolt	15	None
6	NGFF-2 SSD		
7	GPU		
8	None		
9	None		

Only for PCG Review

Symbol Note :

: means Digital Ground : means Analog Ground

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

Compal Electronics, Inc.

Title: Notes List

Size | Document Number: LA-C361P | Rev: 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 4 of 71



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/15

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: SMBus Block Diagram

Size: Custom	Document Number	Rev: 0.1(X00)
Date: Thursday, August 06, 2015	Sheet 5 of 71	



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **XDP CONN**

Size	Document Number	Rev
		0.1(000)

Date: Thursday, August 06, 2015 | Sheet 6 of 71

Compal Confidential
KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: PROCESSOR(1/7) DMI,FDI,PEG

Size	Document Number	Rev
C		0.1(000)

Date: Thursday, August 06, 2015 | Sheet 7 of 71

Interleave



QUANTA
Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title: **PROCESSOR(3/7) DDRIII**

Size	Document Number	Rev
C		0.1(000)

Date: Thursday, August 06, 2015 | Sheet 8 of 71

CFG Straps for Processor

Stall reset sequence after PCU PLL lock until de-asserted	
CFG0	* 1 = (Default) Normal Operation; No stall. 0 = Stall.

PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0:Lane Reversed

Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled

PEG DEFER TRAINING	
CFG7	* 1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: PROCESSOR(4/7) RSVD,CFG

Size	Document Number	Rev
C		0.1(000)

Date: Thursday, August 06, 2015 | Sheet 9 of 71



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title: **PROCESSOR(5/7) PWR,BYPASS**

Size	Document Number	Rev
Custom		0.1(X00)

Date: Thursday, August 06, 2015 Sheet 10 of 71





OK for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **PROCESSOR(6/7) PWR**

Size	Document Number	Rev
Custom		0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 11 of 71



Only for KO Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title: **PROCESSOR(2/7) PM,XDP,CLK**

Size	Document Number	Rev
Custom		0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 12 of 71



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: PROCESSOR(7/7) VSS

Size	Document Number	Rev
Custom		0.1(X00)

Date: Thursday, August 06, 2015 Sheet 13 of 71

Layout Note:
Place near JDIMM1.257,259

Layout Note:
Place near JDIMM1.258

Layout Note:
Place near JDIMM1.255

Layout Note:
Place near JDIMM1

[8] DDR_A_D[0..63]
[8] DDR_A_MA[0..13]
[8] DDR_A_DQS#[0..7]
[8] DDR_A_DQS[0..7]

+2.5V_MEM
+0.6VS
+3VS
+1.2V_DDR

CD9 10U_0603_6.3V6M
CD10 10U_0603_6.3V6M
CD3 1U_0402_6.3V6K
CD4 1U_0402_6.3V6K
CD12 1U_0402_6.3V6K
CD13 10U_0603_6.3V6M
CD14 10U_0603_6.3V6M
CD15 10U_0603_6.3V6M
CD16 1U_0402_6.3V6K
CD17 2.2U_0402_6.3V6M

CD1 1U_0402_6.3V6K
CD2 1U_0402_6.3V6K
CD75 1U_0402_6.3V6K
CD74 1U_0402_6.3V6K
CD77 1U_0402_6.3V6K
CD76 1U_0402_6.3V6K
CD79 1U_0402_6.3V6K
CD78 1U_0402_6.3V6K

CD5 10U_0603_6.3V6M
CD6 10U_0603_6.3V6M
CD7 10U_0603_6.3V6M
CD8 10U_0603_6.3V6M
CD70 10U_0603_6.3V6M
CD71 10U_0603_6.3V6M
CD72 10U_0603_6.3V6M
CD73 10U_0603_6.3V6M
CD11 220U_D7_2VM_R6M

JDIMM1
JP7
BELLW_SD-80886-1021
CONN@

DDR_A_D5 DDR_A_D1 DDR_A_DQS#0 DDR_A_DQS0 DDR_A_D7 DDR_A_D3 DDR_A_D13 DDR_A_D9 DDR_A_D15 DDR_A_D10 DDR_A_D21 DDR_A_D17 DDR_A_DQS#2 DDR_A_DQS2 DDR_A_D23 DDR_A_D19 DDR_A_D29 DDR_A_D25 DDR_A_D30 DDR_A_D26

DDR_A_D4 DDR_A_D0 DDR_A_D6 DDR_A_D2 DDR_A_D12 DDR_A_D8 DDR_A_DQS#1 DDR_A_DQS1 DDR_A_D14 DDR_A_D11 DDR_A_D20 DDR_A_D16 DDR_A_D22 DDR_A_D18 DDR_A_D28 DDR_A_D24 DDR_A_DQS#3 DDR_A_DQS3 DDR_A_D31 DDR_A_D27

[8] DDR_CKE0_DIMMA → DDR_CKE0_DIMMA
DDR_CKE1_DIMMA [8]
[8] DDR_A_BG1 → DDR_A_BG1
[8] DDR_A_BG0 → DDR_A_BG0
DDR_A_ACT# [8]
DDR_A_ALERT# [8]
DDR_A_MA12 → DDR_A_MA9
DDR_A_MA8 → DDR_A_MA6
DDR_A_MA3 → DDR_A_MA1
DDR_A_MA11 DDR_A_MA7 DDR_A_MA5 DDR_A_MA4 DDR_A_MA2
[8] M_CLK_DDR0 → M_CLK_DDR#0
M_CLK_DDR1 [8]
M_CLK_DDR#1 [8]
DDR_A_PAR → DDR_A_BS1
DDR_A_MA0 DDR_A_MA10
DDR_CS0_DIMMA# → DDR_A_WE#
DDR_A_BS0 [8] DDR_A_BS# [8]
DDR_A_RAS# [8]
M_ODT0 → DDR_CS1_DIMMA#
DDR_A_CAS# DDR_A_MA13
DDR_A_CAS# [8]
M_ODT1

DDR_A_D37 DDR_A_D33 DDR_A_DQS#4 DDR_A_DQS4 DDR_A_D38 DDR_A_D34 DDR_A_D44 DDR_A_D40 DDR_A_D46 DDR_A_D42 DDR_A_D52 DDR_A_D49 DDR_A_DQS#6 DDR_A_DQS6 DDR_A_D55 DDR_A_D51 DDR_A_D61 DDR_A_D56 DDR_A_D62 DDR_A_D58

DDR_A_D39 DDR_A_D35 DDR_A_D45 DDR_A_D41 DDR_A_DQS#5 DDR_A_DQS5 DDR_A_D47 DDR_A_D43 DDR_A_D53 DDR_A_D48 DDR_A_D54 DDR_A_D50 DDR_A_D60 DDR_A_D57 DDR_A_DQS#7 DDR_A_DQS7 DDR_A_D63 DDR_A_D59

[6,15,18,45] PCH_SMBCLK → PCH_SMBCLK
PCH_SMBDATA [6,15,18,45]
DIMM_CHA_SA0
DIMM_CHA_SA1
DIMM_CHA_SA2

+V_DDR_REFA
CD18 1U_0402_6.3V6K

All VREF traces should have 10 mil trace width

RD1 0_0402_5% DIMM_CHA_SA0
RD2 0_0402_5% DIMM_CHA_SA1
RD3 0_0402_5% DIMM_CHA_SA2
RD28 0_0402_5%
RD29 0_0402_5%
RD30 0_0402_5%
X06.16

[15] DDR4_DRAMRST# → DDR4_DRAMRST#
RD35 470_0402_1%
0_0402_5% RD31
X06.12
H_DRAMRST# [18]
CD69 1U_0402_6.3V7K

+V_DDR_REFA_R
20mil
RH484 1 2 2_0402_1%
+V_DDR_REFA
CH101 0.022U_0402_25V7K
RH211 24.9_0402_1%
RH206 1K_0402_1%
RH209 1K_0402_1%

+3VS +2.5V_MEM

Only for ECO

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.
Title: DDRIII DIMMA
Size: Document Number: LA-C361P
Rev: 0.1(000)
Date: Thursday, August 06, 2015 Sheet 14 of 71

Layout Note:
Place near JDIMM1.258

Layout Note:
Place near JDIMM2.257,259

Layout Note:
Place near JDIMM2.255

Layout Note:
Place near JDIMMB

All VREF traces should have 10 mil trace width

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: DDRIII DIMMB

Size: Document Number: LA-C361P

Rev: 0.1(000)

Date: Thursday, August 06, 2015 | Sheet 15 of 71







Only for Review

PCH Strap PIN

DisplayPort* Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title: PCH (1/8) SATA,HDA			
Size	Document Number: LA-C361P		Rev: 0.1(000)
Date: Thursday, August 06, 2015	Sheet 16 of 71		

RTC CRYSTAL

Max Crystal ESR = 50k Ohm.

SPI ROM FOR ME (16MByte)

9/5 MOW
Option 1: Implement a 1 kOhm pull-down resistor on the signal and de-populate the required 1 kOhm pull-up resistor. In this case, customers must ensure that the SPI flash device on the platform has HOLD functionality disabled by default.

Note that the pull down resistor on SPI0_IO3 is only needed for SKL U/Y platforms with ES and SKL S/H platforms with pre-ES1/ES1 samples.

only for reference

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	PCH (2/8) SMBUS, CLK, SPI, LPC
Size	Document Number: LA-C361P
Rev	0.1(000)
Date: Thursday, August 06, 2015	Sheet 17 of 71



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **PCH (3/8) DMI,FDI,PM,GFX,DP**

Size	Document Number	Rev
	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 Sheet 18 of 71





Quanta Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/25
Title	PCH (4/8) PCI, USB		
Size	Document Number		Rev
	LA-C361P		0.1(000)
Date: Thursday, August 06, 2015	Sheet 19 of 71		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **PCH (5/8) GPIO, CPU, MISC**

Size	Document Number	Rev
	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 Sheet 20 of 71



Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title	PCH (6/8) PWR		
Size	Document Number		Rev
	LA-C361P		0.1(000)
Date:	Thursday, August 06, 2015	Sheet	21 of 71



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **PCH (8/8) VSS**

Size: | Document Number: **LA-C361P** | Rev: 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 22 of 71


UV1A
Part 1 of 7
PCI EXPRESS
GPIO
DACs
I2C
CLK
PEX_RX0
PEX_RX1
PEX_RX2
PEX_RX3
PEX_RX4
PEX_RX5
PEX_RX6
PEX_RX7
PEX_RX8
PEX_RX9
PEX_RX10
PEX_RX11
PEX_RX12
PEX_RX13
PEX_RX14
PEX_RX15
PEX_TX0
PEX_TX1
PEX_TX2
PEX_TX3
PEX_TX4
PEX_TX5
PEX_TX6
PEX_TX7
PEX_TX8
PEX_TX9
PEX_TX10
PEX_TX11
PEX_TX12
PEX_TX13
PEX_TX14
PEX_TX15
PEX_REFCLK
PEX_TSTCLK_OUT
PEX_RST_N
PEX_TERMP
N16P-GX-A2
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
GPIO9
GPIO10
GPIO11
GPIO12
GPIO13
GPIO14
GPIO15
GPIO16
GPIO17
GPIO18
GPIO19
GPIO20
GPIO21
PEX_WAKE_N
DACA_RED
DACA_GREEN
DACA_BLUE
DACA_HSYNC
DACA_VSYNC
DACA_VDD
DACA_VREF
DACA_RSET
I2CA_SCL
I2CA_SDA
I2CB_SCL
I2CB_SDA
I2CC_SCL
I2CC_SDA
I2CS_SCL
I2CS_SDA
PLLVDD
SP_PLLVDD
VID_PLLVDD
XTAL_IN
XTAL_OUT
XTAL_SSIN
XTAL_OUTBUFF
GC6_FB_EN
3V3_MAIN_EN
GC6_EVENT# D
THERMAL_ALERT#
FBVREF_ALTV
GPU_VID_0
GPU_HOT# R
GPU_GPIO13
GPU_PEX_RST_HOLD#
DGPU_PEX_RST#
THERMATRIP_GPU#
CLK_27M_IN
CLK_27M_OUT
XTALSSIN
XTALOUTBUFF
EC_SMB_CK2_PX
EC_SMB_DA2_PX
+1.05VSDGPU
+CLK_PLLVDD
Under GPU
Near GPU
300 ohm, 0.2 ESR
L2N7002WT1G_SC-70-3
BAT54AW-7-F_SOT323-3
RB751S40T1G_SOD523-2
BLM15PD300SN1D_2P
PBY160808T-301Y-N_2P
27MHZ_10PF_5YEA27000102IF50Q3
MC74VHC1G08DFT2G_SC70-5
Compal Secret Data
2014/08/08
2014/07/01
Compal Electronics, Inc.
N15P (1/5)-PCIE / GPIO
Thursday, August 06, 2015
Sheet 23 of 71
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
X06.30
X06.10
Schematics Review



Straps



	Berlinetta	Berlinetta-P
Memory	N16P-GX	N16P-Q1
Hynix_H5GC4H24AJR-R0C	0x6 (0110)	0x6 (0110)
Samsung_K4G41325FC-HC03	0x3 (0011)	0x3 (0011)
Micron_EDW4032BABG-60-F	0x4 (0100)	None RVL

Table 15-2. Resistance Mapping to Hex Values

Resistor Values	Pull-Up to 3V3_MAIN	Pull-Down to GND
4.99 kΩ	1000	0000
10.0 kΩ	1001	0001
15.0 kΩ	1010	0010
20.0 kΩ	1011	0011
24.9 kΩ	1100	0100
30.1 kΩ	1101	0101
34.8 kΩ	1110	0110
45.3 kΩ	1111	0111

Table 15-3. GB2B-64, GB4B-128 and GB3B-256 Multi-level Mode Strapping

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Stuff 49.9 kΩ pull-up.			
STRAP1 STRAP2 STRAP3 STRAP4	Keep foot print for pull-up to 3V3_AON and pull-down to GND. Do not stuff.			

Only for Reference
Xiaomi Redmi Note 4X Service Manual
2014.11

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2014/08/08	Deciphered Date 2014/07/01	Title: N15P (2/5)-DP / Straps
			Size: Document Number: Rev 0.1(X00)
			Date: Thursday, August 06, 2015 Sheet 24 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification	Compal Secret Data		
Issued Date	2014/08/08	Deciphered Date	2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **N15P (3/5)-Power**

Size | Document Number | Rev 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 25 of 71





Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2014/08/08	Deciphered Date	2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **N15P (4/5)-Power / GND**

Size	Document Number	Rev 0.1(X00)
Date: Thursday, August 06, 2015	Sheet 26 of 71	


[28] FBA_D[0..31] FBA_D[0..31]
[29] FBA_D[32..63] FBA_D[32..63]
[28,29] FBA_CMD[0..31] FBA_CMD[0..31]
[29] FBA_DBI[4..7] FBA_DBI[4..7]
[28] FBA_DBI[0..3] FBA_DBI[0..3]
[29] FBA_EDC[4..7] FBA_EDC[4..7]
[28] FBA_EDC[0..3] FBA_EDC[0..3]
[30] FBB_D[0..31] FBB_D[0..31]
[31] FBB_D[32..63] FBB_D[32..63]
[30,31] FBB_CMD[0..31] FBB_CMD[0..31]
[31] FBB_DBI[4..7] FBB_DBI[4..7]
[30] FBB_DBI[0..3] FBB_DBI[0..3]
[31] FBB_EDC[4..7] FBB_EDC[4..7]
[30] FBB_EDC[0..3] FBB_EDC[0..3]
UV1B
Part 2 of 7
MEMORY INTERFACE A
@ N16P-GX-A2
UV1C
Part 3 of 7
MEMORY INTERFACE B
@ N16P-GX-A2
NEED FIND 30R BEAD
+1.05VSDGPU
LV21
HCB1608KF-300T20
DIS@
+FBA_DLL_AVDD
CV790 1U_0402_6.3V6K
CV791 22U_0603_6.3V6M
CV637 0.1U_0402_10V7K
+1.35VSDGPU
@RV342 1.1K_0402_1%
16mil
+FB_VREF
@RV343 1.1K_0402_1%
@CV638 0.01U_0402_16V7K
+FBA_PLL_AVDD
+FB_VREF
CV639 0.1U_0402_10V7K
RV510 0_0402_5%
+FBA_DLL_AVDD
X06.30
RV501 10K_0402_5%
@RV344 60.4_0402_1%
@RV345 60.4_0402_1%
THE FBA_ECKBxx ARE USED ON GK107. ON GF108 AND GF117
RV338 10K_0402_5%
RV339 10K_0402_5%
RV340 10K_0402_5%
RV341 10K_0402_5%
CKE_H
CKE_L
RST_H*
RST_L*
for Test/Debug
RV409 10K_0402_5%
RV410 10K_0402_5%
RV414 10K_0402_5%
RV418 10K_0402_5%
+FBB_PLL_AVDD
CV636 0.1U_0402_10V7K
@RV346 60.4_0402_1%
@RV347 60.4_0402_1%
THE FBB_ECKBxx ARE USED ON GK107. NC ON GF108 AND GF117
Quanta Computer Inc.
PROJECT : KIWI
Security Classification
Compal Secret Data
Issued Date
2014/08/08
Deciphered Date
2014/07/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Compal Electronics, Inc.
Title
N15P (5/5)-Memory A/B
Size
Document Number
Rev
0.1(X00)
Date: Thursday, August 06, 2015
Sheet 27 of 71

Memory Partition A - Lower 32 bits

64X32 GDDR5

Table 46. GDDR5 Mode H Mapping

GB2-64, GB4-128	Channel 0 0..31	GB2-64, GB4-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*

Only for Keep Review

NORMAL

UV5

K4G41325FC-HC04_FBGA170-D

170-BALL SGRAM GDDR5

H5GC4H24AJR-R0C
K4G41325FC-HC03
EDW4032BABG-60-F

Security Classification	Compal Secret Data		
Issued Date	2014/08/08	Deciphered Date	2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **VRAM_GDDR5_A Lower**

Size	Document Number	Rev
		0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 28 of 71

Memory Partition A - Upper 32 bits

Table 46. GDDR5 Mode H Mapping

GB2-64, GB4-128	Channel 0 0..31	GB2-64, GB4-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*

Confidential
Only for KS review

NORMAL

U6

K4G41325FC-HC04_FBGA170-D

170-BALL

SGRAM GDDR5

+1.35VSDGPU

FBA_CMD[0..31] FBA_CMD[0..31] [27,28]
FBA_D[32..63] FBA_D[32..63] [27]
FBA_DBI[4..7] FBA_DBI[4..7] [27]
FBA_EDC[4..7] FBA_EDC[4..7] [27]

Security Classification	Compal Secret Data		
Issued Date	2014/08/08	Deciphered Date	2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: VRAM_GDDR5_A Upper

Size	Document Number	Rev
		0.1(X00)

Date: Thursday, August 06, 2015 Sheet 29 of 71

Memory Partition B - Lower 32 bits

64X32 GDDR5

NORMAL

Table 46. GDDR5 Mode H Mapping

GB2-64, GB4-128	Channel 0 0..31	GB2-64, GB4-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*

Confidential
only for Keep review

UV9

K4G41325FC-HC04_FBGA170-D

170-BALL SGRAM GDDR5

Security Classification	Compal Secret Data
Issued Date	2014/08/08
Deciphered Date	2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: VRAM_GDDR5_B Lower

Size | Document Number | Rev 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 30 of 71

Memory Partition B - Upper 32 bits

Table 46. GDDR5 Mode H Mapping

GB2-64, GB4-128	Channel 0 0..31	GB2-64, GB4-128	Channel 1 32..63
CMD0	CS*	CMD16	CS*
CMD1	A3_BA3	CMD17	A3_BA3
CMD2	A2_BA0	CMD18	A2_BA0
CMD3	A4_BA2	CMD19	A4_BA2
CMD4	A5_BA1	CMD20	A5_BA1
CMD5	WE*	CMD21	WE*
CMD6	A7_A8	CMD22	A7_A8
CMD7	A6_A11	CMD23	A6_A11
CMD8	ABI*	CMD24	ABI*
CMD9	A12_RFU	CMD25	A12_RFU
CMD10	A0_A10	CMD26	A0_A10
CMD11	A1_A9	CMD27	A1_A9
CMD12	RAS*	CMD28	RAS*
CMD13	RST*	CMD29	RST*
CMD14	CKE*	CMD30	CKE*
CMD15	CAS*	CMD31	CAS*

Confidential - Compal Only
Work in Review

Security Classification	Compal Secret Data		
Issued Date	2014/08/06	Deciphered Date	2014/07/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	VRAM_GDDR5_B Upper
Size	Document Number
Rev	0.1(X00)
Date: Thursday, August 06, 2015	Sheet 31 of 71

+3.3V_GFX_RUN



+3VALW to +3.3V_GFX_AON





GPU Power Up Power Rail Sequence



The ramp time for any rail must be more than 40us.

GPU Power Up Sub-system Sequence



GPU Power Down Sequence



GPU Power Down Sub-system Sequence



Discharge



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **GPU DC/DC interface**

Size | Document Number | Rev 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 32 of 71

+5VALW to +5VS
+3VALW to +3VS



Close UZ4



Close UZ4



Touch Screen Load Switch & Card Reader



eDP & Camera Load Switch



Alpine Ridge(TBT) Load Switch



WLAN Load Switch



+3VALW to +3V_PCH



HDD, SSD Load Switch



+VCCST Load Switch



Only for KS Rev:1.0

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **SYS DC/DC Interface**

Size	Document Number	Rev
	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 | Sheet 33 of 71









DDR4 VPP Load Switch



+VCCSTG Load Switch



+VCCPLL_OC Load Switch



For Reference Only

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	EC ENE-KB9012/ KC3810		
Size	Document Number		Rev
	LA-C361P		0.1(000)
Date:	Thursday, August 06, 2015	Sheet	34 of 71

LCD backlight PWR CTRL



CCD Conn.



Touch Screen Conn.



eDP & TS Conn.



SCHEMATIC REVIEW

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date 2012/07/25	Title: eDP /TS conn.
			Size: Document Number: LA-C361P Rev: 0.1(X00)
			Date: Thursday, August 06, 2015 Sheet 35 of 71

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

HDMI Active Level Shift(ALS type)

1014: Steg change to 0201 package.



Only for Review

Place between ESD and CM-Choke



Place close to JHDMI1







HDMI DDC



HDMI conn



Review

For EMI Reserve

close to JHDMI

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: HDMI

Size: Custom | Document Number: LA-C361P | Rev: 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 36 of 71



Security Classification	Compal Secret Data		
Issued Date	2014/01/20	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **AR_TBT (1/2) DP / PCIE**

Size	Document Number	Rev
C	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 | Sheet 37 of 71



Security Classification	Compal Secret Data		
Issued Date	2014/01/20	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **AR_TBT (2/2) PWR / GND**

Size	Document Number	Rev
C	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 | Sheet 38 of 71



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **PCH (7/8) PWR**

Size	Document Number	Rev
	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 | Sheet 39 of 71

Reserve

Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title: Power on Sequence			
Size	Document Number		Rev 0.1(X00)
Date: Thursday, August 06, 2015		Sheet 40 of 71	



Security Classification	Compal Secret Data		
Issued Date	2014/01/20	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **PD USB TYPE-C**

Size	Document Number	Rev
C	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 | Sheet 41 of 71

Power Button and LED



PWM FAN



Touch pad



Nuvoton TPM

power rail option: TPM power rail must same as +3.3V_SPI (SPI ROM)



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: FAN/TP/KB/PWR SW

Size	Document Number	Rev
Custom	LA-C361P	0.1(X00)

Date: Thursday, August 06, 2015 Sheet 42 of 71

M.2 Slot-A Key-A (WLAN + BT)



Reserve for EMI



Only for KS Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/25
Title	NGFF		
Size C	Document Number LA-C361P		Rev 0.1(000)
Date: Thursday, August 06, 2015	Sheet 43 of 71		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

M.2 Slot-C Key-M (SSD)



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title: SSD			
Size: C	Document Number: LA-C361P		Rev: 0.1(000)
Date: Thursday, August 06, 2015	Sheet 44 of 71		

only for KSPEC

HDD CONN



Place near HDD CONN (JHDD1)





BYPASS Circuit

Free Fall Sensor



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **DC/DC INTERFACE**

Size	Document Number	Rev
C	LA-C361P	0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 45 of 71

USB Powershare

Device Control Pins				Flow Line Condition
CTL1	CTL2	CTL3	ILIM_SEL	
0	1	1	X	DCP AUTO
1	1	1	0	SDP
1	1	1	1	CDP

Suspend mode	CTL1 = 0 : Enable Power Share DCP mode in Suspend mode
	CTL1 = 1 : Disable Power Share in Suspend mode (For Support USB wake)
S0 mode	ILIM_SEL = 0 : SDP mode (0.9A by ILIM_LO setting)
	ILIM_SEL = 1 : CDP mode (STATUS# trigger by ILIM_HI =2.2A)



USB3.0 / USB2.0 Port1 (Right Side)





USB3.0 / USB2.0 Port2 (Left Side)



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: USB Powershare

Size | Document Number: LA-C361P | Rev: 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 46 of 71

USB3.0 Re-driver



USB3.0 / USB2.0 Port1 (Right Side)



USB3.0 / USB2.0 Port2 (Left Side)



Schematics Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **USB conn.**

Size | Document Number: **LA-C361P** | Rev: 0.1(X00)

Date: Thursday, August 06, 2015 | Sheet 47 of 71


Setting for Thermal Design
Thermal diode mapping
5085 Channel | Location | 5085 Channel | Location
DP1A/DN1A | FAN1 | DP1/DN1 | OTP
DP2A/DN2A | Skin1 | DP2/DN2 | Skin2
DP3A/DN3A | JDIMM | DP3/DN3 | AR
DP4A/DN4A | SSD | DP4/DN4 | FAN2
32 KHz Clock
JDEG
RE67 | CE51 | REV
130K | 4700p | X00
62K | 4700p | X01
33K | 4700p | X02
8.2K | 4700p | X03
4.3K | 4700p | X04
2K | 4700p | X05
1K | 4700p | A00
BOARD_ID rise time is measured from 5%~68%.
Connect PCH
Connect Touch Pad
Connect Battery
HDA_I2S_SEL = Low ; HDA Mode
HDA_I2S_SEL = High ; I2S Mode
MCP23017
UPD + GPU
Charger
ESR <2ohms
Place close pin A29
EMI depop location
Place QE4 for FAN1
Place QE15 For OTP
Place QE5 close to BOT Skin1
Place QE6 close to BOT Skin2
Place QE8 close to JDIMM
Place QE11 close to Alpine Ridge
Place QE12 For SSD
Place QE9 close to FAN2
Rest=1.33K , Tp=93 degree C
1: Channel 1 will provide Thermistor Readings
0: Channel 1 will provide Diode Readings
Compal Electronics, Inc.
HD Audio ALC3661/Audio Jack



On Hold
For KS Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/21
Title	AMP TPA3113/SPK conn.		
Size C	Document Number LA-C361P		Rev 0.1(000)
Date: Thursday, August 06, 2015	Sheet 49 of 71		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

BATT LED Power Button



Battery Gauge LED



EC GPIO set to OD output

Only for KS Review

Security Classification	Compal Secret Data		Compal Electronics, Inc.
Issued Date	2011/08/25	Deciphered Date	2012/07/15
Title	LED indicator		
Size C	Document Number LA-C361P		Rev 0.1(000)
Date: Thursday, August 06, 2015	Sheet 50 of 71		

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Card Reader

Pin11, Pin12 trace fixed width is 40 mils.
Pin27 trace fixed width is 30mils.
Pin10, pin14, pin18 trace fixed width is 20 mils.
Pin 9 trace fixed width is 12 mils.
Trace routing length < 200mils.
Via size: Pad>=28 mils, Finished hole>=16 mils.



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **Card Reader**

Size	Document Number	Rev
		0.1(000)

Date: Thursday, August 06, 2015 | Sheet 51 of 71

AUDIO Board Conn.





Keyboard Controller board + DMIC







Lid Switch



Screw Hole









RTC Battery With Charge Function



Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: **TPM/BTB conn.**

Size	Document Number	Rev
	LA-C361P	0.1(000)

Date: Thursday, August 06, 2015 | Sheet 52 of 71

Only for Review



Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2011/08/25	Deciphered Date	2012/07/25

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title	Power Sequence diagram		
Size	Document Number		Rev 0.1(X00)
Date: Tuesday, August 11, 2015	Sheet 53 of 71		



Only for KS Review

Battery (3S3P)

JIMBTY battery connector

SMART Battery:
01.BAT+
02.BAT+
03.BAT+
04.BAT+
05.CLK_SMB
06.DAT_SMB
07.BATT_PRS
08.SYS_PRS
09.GND
10.GND
11.GND
12.GND

Smart Adapter circuit (39.1)

PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

Title: PWR-DCIN / BATT CONN / OTP

Size: | Document Number: LA-C361P | Rev: 0.1(X00)

Date: Tuesday, August 11, 2015 | Sheet 54 of 71


remove source back
B+ POWER
S9
P-MOSFET
S8
P-MOSFET
Barrel Adapter
S1
P-MOSFET
S2
P-MOSFET
EMI soultion for layout placement space
PP_HV
USB type-C PD OCP
to TI PD GPIO
USB type-C Adapter / PD
S11
S6
P-MOSFET
S7
P-MOSFET
From TI PD GPIO
S11 OVP
setting 5.5V
From EC
Vbus_AC Detector
3V LDO
Docking Power Control(41.1), Support component(41.2)
Compal Electronics, Inc.
Docking
LA-C361P
Tuesday, August 11, 2015



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDEN
TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY N
BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION
NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY TH
PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

Title: Charger

Size: Document Number: LA-C361P

Rev: 0.1(X00)

Date: Tuesday, August 11, 2015 Sheet 56 of 71



PROPRIETARY NOTE: THIS SHEET OF ENGINEERING DRAWING AND SPECIFICATIONS CONTAINS CONFIDENTIAL TRADE SECRET AND OTHER PROPRIETARY INFORMATION OF DELL INC. ("DELL") THIS DOCUMENT MAY NOT BE TRANSFERRED OR COPIED WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF DELL. IN ADDITION, NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS WAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT DELL'S EXPRESS WRITTEN CONSENT.

Compal Electronics, Inc.

Title: PWR-3VALWP/5VALWP

Size: | Document Number: LA-C361P | Rev: 1.0(400)

Date: Tuesday, August 11, 2015 | Sheet 57 of 71



OK
OK
OK
Revised

Security Classification	Compal Secret Data		
Issued Date	2011/06/02	Deciphered Date	2013/10/28

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.			
Title: P40-PWR_+1VA			
Size	Document Number: LA-C361P		Rev: 0.1
Date: Tuesday, August 11, 2015	Sheet 58 of 71		



ORIGINAL FOR KS Review

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONF
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTA
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	+1.35V_MEN/+0.675V_DDR_VTT
Size	Document Number: LA-C361P
Rev	1.0(A00)
Date:	Tuesday, August 11, 2015
Sheet	59 of 71



1.35Volt +/-5%
TDC 10.2A
Peak Current 13.8A
OCP current 16A (Fix)

QCI
FOR KS Review

DDR controller(35.3), Support component(35.4)

DELL CONFIDENTIAL/PROPRIETARY

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS C
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVI
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CC
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC

Compal Electronics, Inc.

Title	PWR_+1.5VDGPU	
Size	Document Number LA-C361P	Rev 1.0(400)
Date: Tuesday, August 11, 2015	Sheet 60 of 71	

+0.95V
TDC 3.9A
Peak Current 5.5A
OCP current 6A



Pin 7 BYP is for CS.
Common NB can delete +3VALW and PC812

Vout=0.6V* (1+Rup/Rdown)

VFB=0.6V
Vout=0.95V



The current limit is set to 6A, 8A or 12A when this pin is pull low, floating or pull high

1.05V controller(35.5), Support component(35.6)

QUANTA KS REVISED

Security Classification	Compal Secret Data		
Issued Date	2011/06/02	Deciphered Date	2013/10/28

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: ***P40-PWR_+0.95VA***

Size | Document Number: ***LA-C361P*** | Rev: 0.1

Date: Tuesday, August 11, 2015 | Sheet 61 of 71



Security Classification	Compal Secret Data		
Issued Date	2011/06/02	Deciphered Date	2013/10/28

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	P40-PWR_+1.05VA
Size	Document Number: LA-C361P
Rev	0.1
Date: Tuesday, August 11, 2015	Sheet 62 of 71

GPU_CORE (0.95V)
TDC 51A
Peak Current 87A
OCP current 100A
DCR 0.97mohm +/- 5%

	TYP	MAX
H/S Rds(on)	7.4mohm	8.8mohm
L/S Rds(on)	2.6mohm	3.1mohm



DELL CONFIDENTIAL/PROPRIETARY

VGA_CORE controller(43.1), Support component(43.2)
VGA_CORE Drivers (43.3), GPU Core Output CAP (43.9)

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAIN
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DI
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION I

MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title	VGA_CORE	
Size	Document Number	Rev
	LA-C361P	1.0(A00)
Date: Tuesday, August 11, 2015	Sheet 63 of 71	


PROG sets (Base on FNTBD.6 July 25, 2014)
PROG1 Vboot :0V
slew rate :30 mV/uS
PROG2 IMAX VR A :70A
PROG3 IMAX VR A :55A
DROOP VR GT :Active
PROG4 DROOP VR A: Active
DROOP VR SA :Active
VR A and VR GT SWITCHING FREQUENCY:583 (kHz)
PROG5 VR SA IMAX(A):12A
VR SA SWITCHING FREQUENCY :450 (kHz)
CPU_Vcore controller(36.1),Drivers(36.2), Support component(36.3)
Acoustic Noise B+ Bulk CAP(37.2)
Title
<Title>
Size Document Number Rev
Custom LA-C361P <RevCode>
Date: Tuesday, August 11, 2015 Sheet 64 of 71


VCC_core (Base on PDDG rev 0.7)
PL2 TDC__default):TB
PL2 TDC_max (40Sec):56A
Peak Current 68A
DC Load line -1.8mV/A
AC Load line -1.8mV/A
OCP Current 83.2A
DCR 0.97mohm +/-5%
Polymer cap for noise issue
Only for KS review
PU1200
PU1201
PU1202
AOZ5019QI_QFN23_5X3P5
PL1200
PL1201
PL1202
0.22UH_24A_+-20%_7X7X4_M
+VCC_CORE
Vcore_B+
+5VS
B+
PWM1_VCORE
PWM2_VCORE
PWM3_VCORE
FCCM_VCORE
ISEN1_VCORE
ISEN2_VCORE
ISEN3_VCORE
ISUMP_VCORE
ISUMN_VCORE
VIN
V2N
V3N
CPU_Vcore controller(36.1),Drivers(36.2), Support component(36.3),
CPU_Core output CAP(36.4),Acoustic Noise B+ Bulk CAP(37.2)
Title
<Title>
Size C
Document Number LA-C361P
Rev <RevCode>
Date: Tuesday, August 11, 2015
Sheet 65 of 71


VCCGT (Base on PDDG rev 0.7)
PL2 TDC__default):TB
PL2 TDC_max (40Sec):39A
Max Current 55A
DC Load line -2.65mV/A
AC Load line -2.65mV/A
OCP Current 66.7A
DCR 0.97mohm +/-5%
VCCSA (Base on PDDG rev 0.7)
PL2 TDC__default):TBD
PL2 TDC_max (40Sec):10A
Max Current 11A
DC Load line -9.1mV/A
AC Load line -9.1mV/A
OCP Current 20A
DCR 7.4mohm/8.5mohm +/-5%
CPU_Vcore controller(36.1),Drivers(36.2), Support component(36.3), GFX output CAP(36.5)
Only for Quanta Review
VCCGT_B+
PU1300 AOZ5019QI_QFN23_5X3P5
PU1301 AOZ5019QI_QFN23_5X3P5
PU1302 ISL95808HRZ-TS2378_DFN8_2X2
PQ1300 AON7934_DFN3X3A8-10
PL1300 0.22UH_24A_+-20%_7X7X4_M
PL1301 0.22UH_24A_+-20%_7X7X4_M
PL1306 0.47UH_PCMB053T-R47MS_12A_20%
PWM1_GT
PWM2_GT
PWM_SA
FCCM_GT
FCCM_SA
ISUMP_GT
ISUMN_GT
ISEN1_GT
ISEN2_GT
ISUMP_SA
ISUMN_SA
+5VS
+VCCGT
+VCCSA
B+
Title <Title>
Size Custom LA-C361P
Document Number
Rev <RevCode>
Date: Tuesday, August 11, 2015
Sheet 66 of 71


+VCCGT
470uF*2
47uF*9
22uF*26
1uF*6
.1uF*15
+VCC_CORE
470uF*2
22uF*9
220uF*1
1uF*6
.1uF*15
DEL:47uF*9
22uF*13
ADD:220uF*1
+VCCSA
47uF*3
22uF*9
.1uF*2
PC1326 .1U_0402_16V7K
PC1327 .1U_0402_16V7K
PC1328 .1U_0402_16V7K
PC1329 .1U_0402_16V7K
PC1330 .1U_0402_16V7K
PC1331 .1U_0402_16V7K
PC1332 .1U_0402_16V7K
PC1333 .1U_0402_16V7K
PC1334 .1U_0402_16V7K
PC1335 .1U_0402_16V7K
PC1338 .1U_0402_16V7K
PC1339 .1U_0402_16V7K
PC1340 .1U_0402_16V7K
PC1341 .1U_0402_16V7K
PC1342 .1U_0402_16V7K
PC1320 1U_0402_6.3V6K
PC1321 1U_0402_6.3V6K
PC1322 1U_0402_6.3V6K
PC1323 1U_0402_6.3V6K
PC1324 1U_0402_6.3V6K
PC1325 1U_0402_6.3V6K
PC1366 22U_0603_6.3V6M
PC1363 22U_0603_6.3V6M
PC1368 22U_0603_6.3V6M
PC1367 22U_0603_6.3V6M
PC1370 22U_0603_6.3V6M
PC1369 22U_0603_6.3V6M
PC1373 22U_0603_6.3V6M
PC1372 22U_0603_6.3V6M
PC1376 22U_0603_6.3V6M
PC1374 22U_0603_6.3V6M
PC1377 22U_0603_6.3V6M
PC1375 22U_0603_6.3V6M
PC1379 22U_0603_6.3V6M
PC1314 22U_0603_6.3V6M
PC1348 22U_0603_6.3V6M
PC1350 22U_0603_6.3V6M
PC1349 22U_0603_6.3V6M
PC1352 22U_0603_6.3V6M
PC1351 22U_0603_6.3V6M
PC1354 22U_0603_6.3V6M
PC1353 22U_0603_6.3V6M
PC1360 22U_0603_6.3V6M
PC1359 22U_0603_6.3V6M
PC1362 22U_0603_6.3V6M
PC1361 22U_0603_6.3V6M
PC1378 22U_0603_6.3V6M
PC1307 470U_D2_2VM_R4.5M~D
PC1301 470U_D2_2VM_R4.5M~D
PC1303 47U_0805_6.3V6M
PC1304 47U_0805_6.3V6M
PC1305 47U_0805_6.3V6M
PC1300 47U_0805_6.3V6M
PC1306 47U_0805_6.3V6M
PC1309 47U_0805_6.3V6M
PC1310 47U_0805_6.3V6M
PC1311 47U_0805_6.3V6M
PC1312 47U_0805_6.3V6M
PC1221 1U_0402_6.3V6K
PC1222 1U_0402_6.3V6K
PC1223 1U_0402_6.3V6K
PC1224 1U_0402_6.3V6K
PC1225 1U_0402_6.3V6K
PC1226 1U_0402_6.3V6K
PC1229 .1U_0402_16V7K
PC1230 .1U_0402_16V7K
PC1231 .1U_0402_16V7K
PC1232 .1U_0402_16V7K
PC1233 .1U_0402_16V7K
PC1239 .1U_0402_16V7K
PC1240 .1U_0402_16V7K
PC1241 .1U_0402_16V7K
PC1242 .1U_0402_16V7K
PC1243 .1U_0402_16V7K
PC1244 .1U_0402_16V7K
PC1245 .1U_0402_16V7K
PC1246 .1U_0402_16V7K
PC1247 .1U_0402_16V7K
PC1248 .1U_0402_16V7K
PC1220 22U_0603_6.3V6M
PC1261 22U_0603_6.3V6M
PC1263 22U_0603_6.3V6M
PC1274 22U_0603_6.3V6M
PC1264 22U_0603_6.3V6M
PC1265 22U_0603_6.3V6M
PC1269 22U_0603_6.3V6M
PC1271 22U_0603_6.3V6M
PC1276 22U_0603_6.3V6M
PC1207 470U_D2_2VM_R4.5M~D
PC1208 470U_D2_2VM_R4.5M~D
PC1262 220U_D7_2VM_R6M
PC1397 220U_D7_2VM_R6M
PC1384 .1U_0402_16V7K
PC1383 .1U_0402_16V7K
PC1385 22U_0603_6.3V6M
PC1380 22U_0603_6.3V6M
PC1389 22U_0603_6.3V6M
PC1394 22U_0603_6.3V6M
PC1395 22U_0603_6.3V6M
PC1391 22U_0603_6.3V6M
PC1396 22U_0603_6.3V6M
PC1386 22U_0603_6.3V6M
PC1390 22U_0603_6.3V6M
PC1388 47U_0805_6.3V6M
PC1382 47U_0805_6.3V6M
PC1393 47U_0805_6.3V6M
Motherboard

Version Change List (P. I. R. List)

Page 1

Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.

Only for Ks Review

Version Change List (P. I. R. List)

Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.

Only for KS Review

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	6	XDP	2014/12/12	EE	Change Pull high power for leakage issue	Change RH494,RH495,RH496 from +VCCST to +VCCSTG, de-POP RH97,RH98,RH100, POP RH494,RH495.	X01
2	18	GPIO	2014/12/12	EE	Change Pull high power for double pull high the same power rail	Change RH571 power rail from +3VS to +3V_PCH, de-pop RH571, delete RH532.	X01
3	18	SPI	2014/12/12	EE	Change SPI ROM for ME register setting	Change UH8 from W25Q128FVSIG_SO8 to W25Q128FVSIQ_SO8	X01
4	18	S0iX	2014/12/12	EE	Change by pass circuit design for CS mode function	Change RZ58 connection from UZ11.2 to UZ11.4, Change RZ60 connection from UZ12.2 to UZ12.4	X01
5	18	+1V_MPHY	2014/12/12	EE	Delete +1V_MPHY load switch & discharge circuit for useless.	Delete RH514,RH559,RH144,QH9,UH13,CH193,CH194,CH195. Delete net MPHYP_PWR_EN, move RZ70 to page 21	X01
6	18	PD	2014/12/22	EE	Update TI PD controller circuit follow Mirama	Update UT5 from W25Q80BLZPIG_WSON8 to W25Q80DVSSIG_SO8,Delete RT166,Change net VCC3V3_TBTA_LDO to VCC3V3_FLASH. Change net VCC3V3_SX_SYS to +3VA_TBT. Add RT198 to PWR_SRC_ILIMIT.Swap UT4.B2/C2 net. Update RT165 from 1206 to 0805, RT167,RT168, RT169.RT170,RT171,RT179,RT186,RT187,RT188,RT189,RT192,RT192,RT196,RT197 from 0402 to 0201. Add RT200,RT201 to net UPD_SMBDAT/UPD_SMBCLK"	X01 X01
7	18	EC	2014/12/15	EE	Update Board ID for EC	Update RE67 to 62K	X01
8	18	PM	2014/12/15	EE	modify for support deep sleep function	De-pop RH506	X01
9	18	DDR	2014/12/15	EE	change Power rail for correct design	Change RH525 power rail from +3VALW to +3VS	X01
10	18	SPK	2014/12/15	EE	Add pull high resistor for MB side	Add RH572 to +3VS for SPK_DET#	X01
11	18	GPIO	2014/12/15	EE	Change GPIO for sync common GPIO table	Change net DGPU_PWR_EN from GPP_D13 to GPP_D12	X01
12	18	PD	2014/12/15	EE	Pin swap for DFB review	pin swap DT4,DT9	X01
13	18	PCH	2014/12/15	EE	Add Capacitor for follow Schematic check list	Add CH200 to +3V_PCH (Close to UH2.BA15)	X01
14	18	DIS	2014/12/15	EE	Add pull high resistor by vendor request	Add RPH34 replace to RV520,RV521,RV522 and add net THERMAL_ALERT#.	X01
15	18	SPI	2014/12/15	EE	Follow CRB XDP design	Add RH574,RH575 for SPI to XDP connector	X01
16	18	VDDQC	2014/12/16	EE	Follow CRB boardfile	POP RH473	X01
17	18	DEBUG	2014/12/16	EE	Add Debug signal by EC request	Change net BID_BC to GPP_C15, Add Net UARTT0_TX from GPP_C9 to JDEG1.pin 9	X01
18	18	DEBUG	2014/12/16	EE	Modify Debug UART from closed Chassis to Open Chassis	Delet UI6,RI29.Add JUART for UART2_TXD/UART2_RXD connect.	X01
19	18	SCI	2014/12/16	EE	Change PU resistor follow Miramar	RH383 change from 100K to 10K	X01
20	18	HOLE	2014/12/16	EE	Add 2 PAD for ME NUT	Add H50, H51	X01
21	18	EC	2014/12/16	EE	Add series resistor follow CRB	Add RE111 43K series SIO_SLP_SUS#	X01
22	18	PCH	2014/12/16	EE	Change BOM to follow CRB	Change RH88 from 10K to 47K, De-POP RE33.	X01
23	18	EC	2014/12/17	EE	Modify GPIO for follow GPIO MAP by Dell	Add RE112 and Connect net BID_DIS to UE3.A10, swap Net BAT1_LED#(UE3.B1=>UE3.A40)/BAT2_LED#(UE3.A55=>UE3.B43)/ PCH_PCIE_WAKE#(UE3.A40=>UE3.B46)/ME_FWP_EC(UE3.B46=>UE3.B1)/USB_PWR_SHR_LFT_EN#(UE3.B43=>UE3.A55)	X01
24	18	EC	2014/12/17	EE	Update BOM for design change	de-POP RE27, RE63, POP RH453	X01
25	18	NGFF	2014/12/17	EE	Update NGFF from Key E. to Key A.	Change JNGFF1 to CONCR_213AAAA32FA	
26	18	PCH	2014/12/17	EE	Change array resistor to resistor for routing	Change RP21 to RH576,RH577,RH578,RH579. Add RE113,RE114,RE115 for UE1.	
27	18	USB	2014/12/18	EE	Change net name by EC request	USB_PWR_SHR_VBUS_LFT_EN -> USB_PWR_SHR_VBUS_EN_L, USB_PWR_SHR_VBUS_RHT_EN1 -> USB_PWR_SHR_VBUS_EN_R, USB_PWR_SHR_LFT_EN# -> USB_PWR_SHR_EN_L#, USB_PWR_SHR_RHT_EN1# -> USB_PWR_SHR_EN_R#, USB2_DET_EC# -> USB_DET_EC_L#, USB1_DET_EC# -> USB_DET_EC_R#	
28	18	TS	2014/12/18	EE	Update Touch Screen Connector by ME request	Update JTS to ACES_50208-00601-P01	
29	18	USB	2014/12/18	EE	Add Pull down resistor for USB2.0	Add RH580,RH581 to UH2.AD10,UH2.AG2 to GND	
30	18	AR	2014/12/19	EE	Reserve test point for Alpine Ridge	Add T199,T200,T201	
31	18	PD	2014/12/22	EE	Delete commmon mode chok & ESD for vendor feedback	Delete LT10,DT5	
32	18	EC	2014/12/22	EE	Delete I2C signal from EC to Codec.	Delete QE14	
33							
34							
35							
36							
37							
38							
39							

Only for Review

Security Classification	Compal Secret Data		
Issued Date	2013/04/10	Deciphered Date	2014/05/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: NOTE

Size | Document Number: LA-B072P | Rev: 1.0

Date: Thursday, August 06, 2015 | Sheet 70 of 71

Version Change List (P. I. R. List)

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	NA	NA	2014/12/12	EE	NA	NA	X01
2				EE			X01
3				EE			X01
4				EE			X01
5				EE			X01
6				EE			X01
7				EE			X01
8				EE			X01
9				EE			X01
10				EE			X01
11				EE			X01
12				EE			X01
13				EE			X01
14				EE			X01
15				EE			X01
16				EE			X01
17				EE			X01
18				EE			X01
19				EE			X01
20				EE			X01
21				EE			X01
22				EE			X01
23				EE			X01
24				EE			X01
25				EE			X01
26				EE			
27				EE			
28				EE			
29				EE			
30				EE			
31				EE			
32				EE			
33				EE			
34				EE			
35				EE			
36				EE			
37				EE			
38				EE			
39				EE			
40				EE			
41				EE			

Only for KS Review

Security Classification	Compal Secret Data		
Issued Date	2013/04/10	Deciphered Date	2014/05/01

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

Title: NOTE

Size | Document Number: LA-B072P | Rev: 1.0

Date: Thursday, August 06, 2015 | Sheet 71 of 71