



M/B PCB

12.1" AM3 Low Rider Block Diagram

VER : C3A








Table of Contents

PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Penryn
5-10	Cantiga
11-14	ICH9M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
	LCD Conn.
19	CRT Conn
20	
22	SIO (ITE8502)
23	
24	Mini Card / BT
25	USB
26	SATA Conn HDD and ODD
27	TP / KEYBOARD / FP
28	SWITCH /LED
29	
30	
31	
32	System Reset Circuit
33	Battery Selector & Charger
34	
35	
36	MAX17020 (+5V/+3V ALW)
37	
38	RUN Power Switch
	DCIN,Batt
	PAD& SCREW
	EMI CAP
	SMBUS BLOCK


Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,51,52,56	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,26,30,37,38,43,48,49,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+PBATT	+10V~+17V		MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V		SECOND BATTERY	CHG_SBATT	





GND PLANE	PAGE	DESCRIPTION
 GND	ALL	






Add C315 for Acoustic No1 0220



Title		
Penryn Processor (POWER)		
Size	Document Number	Rev
AM3		1A
Date:	Wednesday, March 25, 2009	Sheet 4 of 45





 QUANTA COMPUTER	
Title	Cantiga (VGA,DMI)
Size	Document Number AM3
Date	Wednesday, March 25, 2009

DDR SYSTEM MEMORY A

15 DDR_A_D[0..63]

DDR A D0	AJ38	SA_DQ_0
DDR A D1	AJ41	SA_DQ_1
DDR A D2	AN38	SA_DQ_2
DDR A D3	AM38	SA_DQ_3
DDR A D4	AJ36	SA_DQ_4
DDR A D5	AJ40	SA_DQ_5
DDR A D6	AM44	SA_DQ_6
DDR A D7	AM42	SA_DQ_7
DDR A D8	AN43	SA_DQ_8
DDR A D9	AN44	SA_DQ_9
DDR A D10	AN40	SA_DQ_10
DDR A D11	AT38	SA_DQ_11
DDR A D12	AN41	SA_DQ_12
DDR A D13	AN39	SA_DQ_13
DDR A D14	AJ44	SA_DQ_14
DDR A D15	AJ42	SA_DQ_15
DDR A D16	AV39	SA_DQ_16
DDR A D17	AY44	SA_DQ_17
DDR A D18	BA40	SA_DQ_18
DDR A D19	BD43	SA_DQ_19
DDR A D20	AV41	SA_DQ_20
DDR A D21	AV43	SA_DQ_21
DDR A D22	BB41	SA_DQ_22
DDR A D23	BC40	SA_DQ_23
DDR A D24	AV37	SA_DQ_24
DDR A D25	BD38	SA_DQ_25
DDR A D26	AV37	SA_DQ_26
DDR A D27	AT36	SA_DQ_27
DDR A D28	AY38	SA_DQ_28
DDR A D29	BD38	SA_DQ_29
DDR A D30	AV36	SA_DQ_30
DDR A D31	AW36	SA_DQ_31
DDR A D32	BD13	SA_DQ_32
DDR A D33	AJ11	SA_DQ_33
DDR A D34	BC11	SA_DQ_34
DDR A D35	BA12	SA_DQ_35
DDR A D36	AJ13	SA_DQ_36
DDR A D37	AV13	SA_DQ_37
DDR A D38	BD12	SA_DQ_38
DDR A D39	BC12	SA_DQ_39
DDR A D40	BB9	SA_DQ_40
DDR A D41	BA9	SA_DQ_41
DDR A D42	AJ10	SA_DQ_42
DDR A D43	AV9	SA_DQ_43
DDR A D44	BA11	SA_DQ_44
DDR A D45	BD9	SA_DQ_45
DDR A D46	AV8	SA_DQ_46
DDR A D47	BA6	SA_DQ_47
DDR A D48	AV5	SA_DQ_48
DDR A D49	AV7	SA_DQ_49
DDR A D50	AT9	SA_DQ_50
DDR A D51	AN8	SA_DQ_51
DDR A D52	AU5	SA_DQ_52
DDR A D53	AU6	SA_DQ_53
DDR A D54	AT5	SA_DQ_54
DDR A D55	AN10	SA_DQ_55
DDR A D56	AM11	SA_DQ_56
DDR A D57	AM5	SA_DQ_57
DDR A D58	AJ9	SA_DQ_58
DDR A D59	AJ8	SA_DQ_59
DDR A D60	AN12	SA_DQ_60
DDR A D61	AM13	SA_DQ_61
DDR A D62	AJ11	SA_DQ_62
DDR A D63	AJ12	SA_DQ_63

CANTIGA_1p0

SA_BS_0	
SA_BS_1	
SA_BS_2	
SA_RAS#	
SA_CAS#	
SA_WE#	
SA_DM_0	
SA_DM_1	
SA_DM_2	
SA_DM_3	
SA_DM_4	
SA_DM_5	
SA_DM_6	
SA_DM_7	
SA_DQS_0	
SA_DQS_1	
SA_DQS_2	
SA_DQS_3	
SA_DQS_4	
SA_DQS_5	
SA_DQS_6	
SA_DQS_7	
SA_DQS#_0	
SA_DQS#_1	
SA_DQS#_2	
SA_DQS#_3	
SA_DQS#_4	
SA_DQS#_5	
SA_DQS#_6	
SA_DQS#_7	
SA_MA_0	
SA_MA_1	
SA_MA_2	
SA_MA_3	
SA_MA_4	
SA_MA_5	
SA_MA_6	
SA_MA_7	
SA_MA_8	
SA_MA_9	
SA_MA_10	
SA_MA_11	
SA_MA_12	
SA_MA_13	


15 DDR_B_D[0..63]

DDR B D0	AK47	SB_DQ_0
DDR B D1	AH46	SB_DQ_1
DDR B D2	AP47	SB_DQ_2
DDR B D3	AP46	SB_DQ_3
DDR B D4	AJ46	SB_DQ_4
DDR B D5	AJ48	SB_DQ_5
DDR B D6	AM48	SB_DQ_6
DDR B D7	AP48	SB_DQ_7
DDR B D8	AU47	SB_DQ_8
DDR B D9	AU46	SB_DQ_9
DDR B D10	BA48	SB_DQ_10
DDR B D11	AT48	SB_DQ_11
DDR B D12	AT47	SB_DQ_12
DDR B D13	AR47	SB_DQ_13
DDR B D14	BA47	SB_DQ_14
DDR B D15	BC47	SB_DQ_15
DDR B D16	BC46	SB_DQ_16
DDR B D17	BC44	SB_DQ_17
DDR B D18	BG43	SB_DQ_18
DDR B D19	BE43	SB_DQ_19
DDR B D20	BE45	SB_DQ_20
DDR B D21	BC43	SB_DQ_21
DDR B D22	BF40	SB_DQ_22
DDR B D23	BF41	SB_DQ_23
DDR B D24	BG38	SB_DQ_24
DDR B D25	BF38	SB_DQ_25
DDR B D26	BH35	SB_DQ_26
DDR B D27	BG35	SB_DQ_27
DDR B D28	BH40	SB_DQ_28
DDR B D29	BC39	SB_DQ_29
DDR B D30	BG34	SB_DQ_30
DDR B D31	BH34	SB_DQ_31
DDR B D32	BH14	SB_DQ_32
DDR B D33	BG12	SB_DQ_33
DDR B D34	BH11	SB_DQ_34
DDR B D35	BG8	SB_DQ_35
DDR B D36	BH12	SB_DQ_36
DDR B D37	BE11	SB_DQ_37
DDR B D38	BE8	SB_DQ_38
DDR B D39	BG7	SB_DQ_39
DDR B D40	BC5	SB_DQ_40
DDR B D41	BC6	SB_DQ_41
DDR B D42	AY3	SB_DQ_42
DDR B D43	AY1	SB_DQ_43
DDR B D44	BF6	SB_DQ_44
DDR B D45	BF5	SB_DQ_45
DDR B D46	BA1	SB_DQ_46
DDR B D47	BQ3	SB_DQ_47
DDR B D48	AV2	SB_DQ_48
DDR B D49	AU3	SB_DQ_49
DDR B D50	AR3	SB_DQ_50
DDR B D51	AN2	SB_DQ_51
DDR B D52	AY2	SB_DQ_52
DDR B D53	AV1	SB_DQ_53
DDR B D54	AP3	SB_DQ_54
DDR B D55	AR1	SB_DQ_55
DDR B D56	AL1	SB_DQ_56
DDR B D57	AL2	SB_DQ_57
DDR B D58	AJ1	SB_DQ_58
DDR B D59	AH1	SB_DQ_59
DDR B D60	AM2	SB_DQ_60
DDR B D61	AM3	SB_DQ_61
DDR B D62	AH3	SB_DQ_62
DDR B D63	AJ3	SB_DQ_63

CANTIGA_1p0

DDR SYSTEM MEMORY B


SB_BS_0	BC16	DDR B BS0
SB_BS_1	BB17	DDR B BS1
SB_BS_2	BB33	DDR B BS2
SB_RAS#	AJ17	DDR B RAS#
SB_CAS#	BG18	DDR B CAS#
SB_WE#	BE14	DDR B WE#
SB_DM_0	AM47	DDR B DM0
SB_DM_1	AY47	DDR B DM1
SB_DM_2	BD40	DDR B DM2
SB_DM_3	BE35	DDR B DM3
SB_DM_4	BG11	DDR B DM4
SB_DM_5	BA3	DDR B DM5
SB_DM_6	AP1	DDR B DM6
SB_DM_7	AK2	DDR B DM7
SB_DQS_0	AL47	DDR B DQS0
SB_DQS_1	AV48	DDR B DQS1
SB_DQS_2	BG41	DDR B DQS2
SB_DQS_3	BG37	DDR B DQS3
SB_DQS_4	BH49	DDR B DQS4
SB_DQS_5	BB2	DDR B DQS5
SB_DQS_6	AJ1	DDR B DQS6
SB_DQS_7	AN6	DDR B DQS7
SB_DQS#_0	AL46	DDR B DQS#0
SB_DQS#_1	AV47	DDR B DQS#1
SB_DQS#_2	BH41	DDR B DQS#2
SB_DQS#_3	BH37	DDR B DQS#3
SB_DQS#_4	BG9	DDR B DQS#4
SB_DQS#_5	BC2	DDR B DQS#5
SB_DQS#_6	AT2	DDR B DQS#6
SB_DQS#_7	AN5	DDR B DQS#7
SB_MA_0	AV17	DDR B MA0
SB_MA_1	BA25	DDR B MA1
SB_MA_2	BC25	DDR B MA2
SB_MA_3	AJ25	DDR B MA3
SB_MA_4	AW25	DDR B MA4
SB_MA_5	BB28	DDR B MA5
SB_MA_6	AU28	DDR B MA6
SB_MA_7	AW28	DDR B MA7
SB_MA_8	AT33	DDR B MA8
SB_MA_9	BQ33	DDR B MA9
SB_MA_10	BB16	DDR B MA10
SB_MA_11	AW33	DDR B MA11
SB_MA_12	AY33	DDR B MA12
SB_MA_13	BH15	DDR B MA13
SB_MA_14	AJ33	DDR B MA14



Title	Cantiga (VCC,NCTF)
-------	--------------------


Size	Document Number AM3	Rev 1A
Date:	Wednesday, March 25, 2009	Sheet 8 of 45

FB_180ohm+-25%_100mHz_1500mA_0.09ohm DC




Non-iAMT 45mA MAX.

FB_120ohm+-25%_100mHz_200mA_0.2ohm DC




40mA MAX.

10uH+-20%_100mA





0.1Caps should be placed 200 mils with in its pins.














FB_220ohm+-25%_100mHz_2A_0.1ohm DC



FB_180ohm+-25%_100mHz_1500mA_0.09ohm DC



FB_220ohm+-25%_100mHz_2A_0.1ohm DC



POWER

A SM

A PEG

A LVDS

A CK

TV

HDA

D TV/CRT

LVDS

AXF

SM CK

HV

PEG

DMI

VTTLF

CRT

PLL

VTT

U1H

U13

U12

U11

U10

U9

U8

U7

U6

U5

U4

U3

U2

U1

U1









U1

U1


U1


U1

U1



Title		
Cantiga (POWER)		
Size	Document Number	Rev
	AM3	
Date:	Wednesday, March 25, 2009	Sheet 9 of 45






ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
--------------	---













ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)
----------------	---





XOR Chain Entrance Strap		
ICH RSVD	HDA SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIe port config bit 1












Non-iAMT















Add capacitor pads for improving WWAN.




Change resistor values based on EMI request No5 0114

Change resistor values based on EMI request No6 0119



Reserved for EMI



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33


27M_SEL

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GFRX down	SRCT0	SRCC0	27Mout	27MSSout




Title	CLOCK GENERATOR	Rev	1A
Size	Document Number AM3		
Date	Wednesday, March 25, 2009	Sheet	17 of 45

UMA without iAMT




SMbus address D2




These are for backdrive issue.






Non-iAMT

Add R201 ND R486 No9 0202




















3 IN 1 CARD READER (SD/MMC/HCS memory Card)




Title			5 IN 1 CONTROLLER
Size	Document Number	Rev	
	AMS	1A	
Date:	Wednesday, March 25, 2009	Sheet	20 of 45




Express Card



16Mbit (2M Byte), SPI




RTC BATTERY



TPM on MB side

Board to board conn















Change pin define and add TPM_DET and LPCPD# No10 10/16

Add 0-ohm resister for EMI request No16 10/29

Add TPM_ID No22 11/13


MiniCard WLAN connector





Update USB OC circuit No24 11/17
Change C171 PN No1 0220

Each channel is 1A






Move 2062 from IO to MB No13 10.21

Each channel is 1A





Title			
SERIAL PORT & USB			
Size	Document Number		Rev
	AM3		1A
Date:	Wednesday, March 25, 2009	Sheet	25 of 45

SATA HDD Connector.




SATA ODD Connector.




Title		
SATA (HDD&CD_ROM)		
Size	Document Number	Rev
AM3		1A
Date:	Wednesday, March 25, 2009	Sheet 26 of 45

Touch Pad




Change pin number and add LID_SW# signal on No11 10/17 [Close to JP1](#)
 Change pin define No14 10/22
 Change touch pad pin and footprint No14 10/22
 Change Touch pad pin define, avoiding power and ground pin close to each other

KEYBOARD CONNECTOR




Change pin define No14 10/22
Change pin define No22 11/13

Biometric




- Change pin defien No11 10/17
- Change pin defien No12 10/20
- Change touch pad pn and footprint No14 10/22
- Change FP pin define No15 10/24
- Change FP pin define No23 11/14



Change power rail No7 10.13
 Change MMB pin defien No9 10.15
 Change MMB Symbol and add pins No10 10/16
 Change BT_LED to low active No11 10.17
 Change BT_LED to high active No12 10.20
 Change 3.3V_ALW to 3.3V_SUS No24 11/17
 Change MMB IC power rail from SUS to RUN No26 11/19

WLAN SWITCH




Change C290 PN and size No3 0318

Battery status.




Change Battery setting NO20. 11/11
 Change Battery setting NO24. 11/17

Right angle LED



Change Battery setting NO20. 11/11
 Change Battery setting NO24. 11/17
 Change R186., R187 and R188 value NO6. 03/24


Power Switch



Blacktop Switch

Add Blacktop switch function No9 10/15
 Del Blacktop switch function No19 11/06
 Add Blacktop switch function No19 11/06
 Del Blacktop switch function No23 11/14

Power & Suspend.







Add WLAN LED on MB NO7. 10/13
 Del WLAN LED on MB No9 10/15



SWITCH, KEYBOARD & LED

Size	Document Number	Rev
AM3		1A
Date:	Wednesday, March 25, 2009	Sheet 28 of 45



board

to board conn to Modem card

M18
M-TC1388C236D122P2
M-TC1388C236D122P2


DBRN HS
DBRP HS

27
8
7
6
5
4
3
2
1


YEA-8TB-016-508-K

Change PN and footprint No16 10/29



Change power source No22 11/13
Remove 0-ohm resistor and 3.3V_ALW power rail No3 01/06



Keep Away from high speed buses



Change from 5V_ALW_PWRGD to SUS No24 11/17









TABLE 1	
ADAPTER(W)	TRIP CURRENT (A)
65	3.17
90	4.43
130	6.43
150	7.43
200	9.75
230	(see note3)












DC/DC +3V ALW/+5V SUS/+15V ALW









Reserve discharge path



Reserve discharge path




Title		
RUN POWER SW		
Size	Document Number	Rev
AM3		1A
Date:	Wednesday, March 25, 2009	Sheet 38 of 45




Title			DCIN,BATT CONNECTOR
Size	Document Number	Rev	
AM3		1A	
Date:	Wednesday, March 25, 2009	Sheet	39 of 45

Create hole footprints No9 10.15














For CPU use



For ODD use




Add Screw hole No6 0119



Reserved for EMI.

Stitching caps for PCI bus.



Stitching caps for PCI EMC.

