


Siberia / Converse Block Diagram

Project code: 91.4Q601.001
PCB P/N : 48.4Q601.0SA
REVISION : 06226-SA



SA5032

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
BLOCK DIAGRAM
Size A3 Document Number
Siberia / Converse Rev SA
Date: Friday, September 01, 2006 Sheet 1 of 53

CLOCK GEN CY28547

27M_SS/LCD96_100M SELECTION TABLE

BYTE 10

Bit5 S1	Bit4 S0	Spread Spectrum S[1:0]
0	0	-0.5%(Default)
0	1	-1.0%
1	0	-1.5%
1	1	-2.0%

BYTE 15

IO_VOUT[2,1,0]

Bit2	Bit1	Bit0	IO_VOUT[2,1,0]
0	0	0	0.3V
0	0	1	0.4V
0	1	0	0.5V
0	1	1	0.6V
1	0	0	0.7V
1	0	1	0.8V(Default)
1	1	0	0.9V
1	1	1	1.0V

SEL2 FSC	SEL1 FSB	SEL0 FSA	CPU	FSB
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 9	PCI Express Graphics Lane Reversal	Normal Mode(Lanes number in order) ★
CFG 16	PSB Dynamic ODT	Disabled
CFG 19	DMI Lane Reserved	Normal Operation ★
CFG 20	Only PCIe or SDVO is operation ★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA	NO SDVO Card Present ★	SDVO Card Present

CFG 12	XOR/ALL-Z
CFG 13	Reserved
HL(0)	XOR Mode Enabled
HL(1)	All Z Mode Enabled
HL(1)	Normal Operation

PCIE Routing

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	BT/UWB/Robson
LANE4	Express Card
LANE5	No use
LANE6	Giba Bit LOM

PCI ROUTING

	IDSEL	INT	REQ	GNT
Dock	AD24	A	0	0
1394/ MediaCard	AD17	C	1	1

USB TABLE

ICH

USB0	Ext Side (Left)
USB1	Ext Side (Right)
USB2	Ext I/O BD Side (Top)
USB3	Ext I/O BD Side (Bottom)
USB4	Ext Back (Bottom)
USB5	Dock/Ext Back (Top)
USB6	Express Card
USB7	BT
USB8	3rd mini card
USB9	USB Hub

USB Hub

USB1	SmartCard
USB2	Gaming LCD/Biometric
USB3	Camera
USB4	WWAN

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIE Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved. Rising Edge of PWROK.	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCl1_5 VRM Enable/disable. Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCl1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCl1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCl1_05 VRM when sampled high
SATALED#	PCIE LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.if high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVDTP3	AZ_DOUT	ICH	Description
0	0	0	RSVD
0	1	1	Enter XOR Chain
1	0	0	Normal Operation(default)
1	1	1	Set PCIE port cofig bit1

A16 swap override strap			
PCI_GNT#3	low = A16 swap override enable	high = default	
BOOT BIOS Strap			
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location	
0	1	0	SPI
1	0	1	PC1
1	1	1	LPC(Default)

Integrated VccSus1_05,VccSus1_5,VccCl1_5			
SM_INTVRMEN	High=Enable	Low=Disable	
Integrated VccLAN1_05VccCl1_05			
LAN100_SLP	High=Enable	Low=Disable	

DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Default
	High=No Reboot

8.2K PULL HIGH



INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST0#	PULL-UP 13K




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			Table of Content	
Size	Document Number	Siberia / Converse		Rev
A3				SA
Date:	Friday, September 01, 2006	Sheet	2	of 53




ITP Debug Conn.

SA5032





Please these inside socket cavity on L8 (North side Secondary)




Need to add 470uF cap on PWR_SRC for cap singing.
Please this capacitor near +VCC CORE

Layout note:
place C64 near
PIN B26

Layout note:
Place R62 and R63 within 1" of CPU.
Routing VCC_SENSE and VSS_SENSE at
27.4 ohms with 50 mils spacing.







Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

GMCH-LVDA/VGA/DMI/DDR (2/6)

Siberia / Converse

SA

Size A3

Document Number

Rev

Date: Friday, September 01, 2006

Sheet 8 of 53

DDR A D[63..0] << >> DDR_A_D[63..0] 13
DDR A BS[2..0] >> DDR_A_BS[2..0] 13
DDR A DM[7..0] >> DDR_A_DM[7..0] 13
DDR A DQS[7..0] << >> DDR_A_DQS[7..0] 13
DDR A DQS#[7..0] << >> DDR_A_DQS#[7..0] 13
DDR A MA[14..0] >> DDR_A_MA[14..0] 13,14

U34D 4 OF 18

DDR A D0	AR43	SA_DQ0	SA_BS0	BB19	DDR A BS0
DDR A D1	AW44	SA_DQ1	SA_BS1	BK19	DDR A BS1
DDR A D2	BA45	SA_DQ2	SA_BS2	BF29	DDR A BS2
DDR A D3	AY46	SA_DQ3			
DDR A D4	AR41	SA_DQ4	SA_CAS#	BL17	DDR A CAS# >>DDR_A_CAS# 13,14
DDR A D5	AR45	SA_DQ5			
DDR A D6	AT42	SA_DQ6			
DDR A D7	AW47	SA_DQ7	SA_DM0	AT45	DDR A DM0
DDR A D8	BB45	SA_DQ8	SA_DM1	BD44	DDR A DM1
DDR A D9	BF48	SA_DQ9	SA_DM2	BD42	DDR A DM2
DDR A D10	BG47	SA_DQ10	SA_DM3	AW38	DDR A DM3
DDR A D11	BJ45	SA_DQ11	SA_DM4	AW13	DDR A DM4
DDR A D12	BB47	SA_DQ12	SA_DM5	BG8	DDR A DM5
DDR A D13	BG50	SA_DQ13	SA_DM6	AY5	DDR A DM6
DDR A D14	BH49	SA_DQ14	SA_DM7	AN6	DDR A DM7
DDR A D15	BE45	SA_DQ15			
DDR A D16	AW43	SA_DQ16	SA_DQS0	AT46	DDR A DQS0
DDR A D17	BE44	SA_DQ17	SA_DQS1	BE48	DDR A DQS1
DDR A D18	BG42	SA_DQ18	SA_DQS2	BB43	DDR A DQS2
DDR A D19	BE40	SA_DQ19	SA_DQS3	BC37	DDR A DQS3
DDR A D20	BE40	SA_DQ20	SA_DQS4	BB16	DDR A DQS4
DDR A D21	BH45	SA_DQ21	SA_DQS5	BH6	DDR A DQS5
DDR A D22	BG40	SA_DQ22	SA_DQS6	BB2	DDR A DQS6
DDR A D23	BF40	SA_DQ23	SA_DQS7	AP3	DDR A DQS7
DDR A D24	AR40	SA_DQ24	SA_DQS#0	AT47	DDR A DQS#0
DDR A D25	AW40	SA_DQ25	SA_DQS#1	BD47	DDR A DQS#1
DDR A D26	AT39	SA_DQ26	SA_DQS#2	BC41	DDR A DQS#2
DDR A D27	AW36	SA_DQ27	SA_DQS#3	BA37	DDR A DQS#3
DDR A D28	AW41	SA_DQ28	SA_DQS#4	BA16	DDR A DQS#4
DDR A D29	AY41	SA_DQ29	SA_DQS#5	BH7	DDR A DQS#5
DDR A D30	AV38	SA_DQ30	SA_DQS#6	BC1	DDR A DQS#6
DDR A D31	AT38	SA_DQ31	SA_DQS#7	AP2	DDR A DQS#7
DDR A D32	AV13	SA_DQ32			
DDR A D33	AT13	SA_DQ33	SA_MA0	BJ19	DDR A MA0
DDR A D34	AW11	SA_DQ34	SA_MA1	BD20	DDR A MA1
DDR A D35	AV11	SA_DQ35	SA_MA2	BK27	DDR A MA2
DDR A D36	AU15	SA_DQ36	SA_MA3	BH28	DDR A MA3
DDR A D37	AT11	SA_DQ37	SA_MA4	BL24	DDR A MA4
DDR A D38	BA13	SA_DQ38	SA_MA5	BK28	DDR A MA5
DDR A D39	BA11	SA_DQ39	SA_MA6	BJ27	DDR A MA6
DDR A D40	BE10	SA_DQ40	SA_MA7	BJ25	DDR A MA7
DDR A D41	BD10	SA_DQ41	SA_MA8	BL28	DDR A MA8
DDR A D42	BD8	SA_DQ42	SA_MA9	BA28	DDR A MA9
DDR A D43	AY9	SA_DQ43	SA_MA10	BC19	DDR A MA10
DDR A D44	BG10	SA_DQ44	SA_MA11	BE28	DDR A MA11
DDR A D45	AW9	SA_DQ45	SA_MA12	BG30	DDR A MA12
DDR A D46	BD7	SA_DQ46	SA_MA13	BJ16	DDR A MA13
DDR A D47	BB9	SA_DQ47	SA_MA14	BJ29	DDR A MA14
DDR A D48	BB5	SA_DQ48			
DDR A D49	AY7	SA_DQ49	SA_RAS#	BE18	DDR A RAS# >>DDR_A_RAS# 13,14
DDR A D50	AT5	SA_DQ50	SA_RCVEN#	AY20	M A RCVEN# >>TP86
DDR A D51	AT7	SA_DQ51			
DDR A D52	AY6	SA_DQ52	SA_WE#	BA19	DDR A WE# >>DDR_A_WE# 13
DDR A D53	BB7	SA_DQ53			
DDR A D54	AR5	SA_DQ54			
DDR A D55	AR8	SA_DQ55			
DDR A D56	AR9	SA_DQ56			
DDR A D57	AN3	SA_DQ57			
DDR A D58	AM6	SA_DQ58			
DDR A D59	AN10	SA_DQ59			
DDR A D60	AT9	SA_DQ60			
DDR A D61	AN9	SA_DQ61			
DDR A D62	AM9	SA_DQ62			
DDR A D63	AN11	SA_DQ63			

CRESTLINE-GP-U



DDR B D[63..0] << >> DDR_B_D[63..0] 14
DDR B BS[2..0] >> DDR_B_BS[2..0] 13,14
DDR B DM[7..0] >> DDR_B_DM[7..0] 14
DDR B DQS[7..0] << >> DDR_B_DQS[7..0] 14
DDR B DQS#[7..0] << >> DDR_B_DQS#[7..0] 14
DDR B MA[14..0] >> DDR_B_MA[14..0] 13,14

U34E 5 OF 18

DDR B D0	AP49	SB_DQ0	SB_BS0	AY17	DDR B BS0
DDR B D1	AR51	SB_DQ1	SB_BS1	BG18	DDR B BS1
DDR B D2	AW50	SB_DQ2	SB_BS2	BG36	DDR B BS2
DDR B D3	AW51	SB_DQ3			
DDR B D4	AN51	SB_DQ4	SB_CAS#	BE17	DDR B CAS# >>DDR_B_CAS# 13,14
DDR B D5	AN50	SB_DQ5			
DDR B D6	AV50	SB_DQ6	SB_DM0	AR50	DDR B DM0
DDR B D7	AV49	SB_DQ7	SB_DM1	BD49	DDR B DM1
DDR B D8	BA50	SB_DQ8	SB_DM2	BK45	DDR B DM2
DDR B D9	BB50	SB_DQ9	SB_DM3	BL39	DDR B DM3
DDR B D10	BA49	SB_DQ10	SB_DM4	BH12	DDR B DM4
DDR B D11	BE50	SB_DQ11	SB_DM5	BJ7	DDR B DM5
DDR B D12	BA51	SB_DQ12	SB_DM6	BF3	DDR B DM6
DDR B D13	AY49	SB_DQ13	SB_DM7	AW2	DDR B DM7
DDR B D14	BE50	SB_DQ14			
DDR B D15	BF49	SB_DQ15	SB_DQS0	AT50	DDR B DQS0
DDR B D16	BJ50	SB_DQ16	SB_DQS1	BD50	DDR B DQS1
DDR B D17	BJ44	SB_DQ17	SB_DQS2	BK46	DDR B DQS2
DDR B D18	BJ43	SB_DQ18	SB_DQS3	BK39	DDR B DQS3
DDR B D19	BL43	SB_DQ19	SB_DQS4	BJ12	DDR B DQS4
DDR B D20	BK47	SB_DQ20	SB_DQS5	BL7	DDR B DQS5
DDR B D21	BK49	SB_DQ21	SB_DQS6	BE2	DDR B DQS6
DDR B D22	BK43	SB_DQ22	SB_DQS7	AV2	DDR B DQS7
DDR B D23	BK42	SB_DQ23	SB_DQS#0	AU50	DDR B DQS#0
DDR B D24	BJ41	SB_DQ24	SB_DQS#1	BC50	DDR B DQS#1
DDR B D25	BL41	SB_DQ25	SB_DQS#2	BL45	DDR B DQS#2
DDR B D26	BJ37	SB_DQ26	SB_DQS#3	BK38	DDR B DQS#3
DDR B D27	BJ36	SB_DQ27	SB_DQS#4	BK12	DDR B DQS#4
DDR B D28	BK41	SB_DQ28	SB_DQS#5	BK7	DDR B DQS#5
DDR B D29	BJ40	SB_DQ29	SB_DQS#6	BF2	DDR B DQS#6
DDR B D30	BL35	SB_DQ30	SB_DQS#7	AV3	DDR B DQS#7
DDR B D31	BK37	SB_DQ31			
DDR B D32	BK13	SB_DQ32	SB_MA0	BC18	DDR B MA0
DDR B D33	BE11	SB_DQ33	SB_MA1	BG28	DDR B MA1
DDR B D34	BK11	SB_DQ34	SB_MA2	BG25	DDR B MA2
DDR B D35	BC11	SB_DQ35	SB_MA3	AW17	DDR B MA3
DDR B D36	BC13	SB_DQ36	SB_MA4	BE25	DDR B MA4
DDR B D37	BE12	SB_DQ37	SB_MA5	BE25	DDR B MA5
DDR B D38	BC12	SB_DQ38	SB_MA6	BA29	DDR B MA6
DDR B D39	BG12	SB_DQ39	SB_MA7	BC28	DDR B MA7
DDR B D40	BJ10	SB_DQ40	SB_MA8	AY28	DDR B MA8
DDR B D41	BL9	SB_DQ41	SB_MA9	BD37	DDR B MA9
DDR B D42	BK5	SB_DQ42	SB_MA10	BG17	DDR B MA10
DDR B D43	BL5	SB_DQ43	SB_MA11	BE37	DDR B MA11
DDR B D44	BK9	SB_DQ44	SB_MA12	BA39	DDR B MA12
DDR B D45	BK10	SB_DQ45	SB_MA13	BG13	DDR B MA13
DDR B D46	BJ8	SB_DQ46	SB_MA14	BE24	DDR B MA14
DDR B D47	BJ6	SB_DQ47			
DDR B D48	BE4	SB_DQ48	SB_RAS#	AV16	DDR B RAS# >>DDR_B_RAS# 13,14
DDR B D49	BH5	SB_DQ49	SB_RCVEN#	AY18	M B RCVEN# >>TP87
DDR B D50	BG1	SB_DQ50			
DDR B D51	BC2	SB_DQ51	SB_WE#	BC17	DDR B WE# >>DDR_B_WE# 14
DDR B D52	BK3	SB_DQ52			
DDR B D53	BE4	SB_DQ53			
DDR B D54	BD3	SB_DQ54			
DDR B D55	BJ2	SB_DQ55			
DDR B D56	BA3	SB_DQ56			
DDR B D57	BB3	SB_DQ57			
DDR B D58	AR1	SB_DQ58			
DDR B D59	AT3	SB_DQ59			
DDR B D60	AY2	SB_DQ60			
DDR B D61	AY3	SB_DQ61			
DDR B D62	AU2	SB_DQ62			
DDR B D63	AT2	SB_DQ63			




CRESTLINE-GP-U



SA5032



Title		
GMCH-DDR (3/6)		
Size A3	Document Number	Rev SA
Siberia / Converse		
Date: Friday, September 01, 2006	Sheet 9	of 53



POWER

LIB C
U34F 6 OF 10


VCC CORE 1.31A

VCC SM 2.4A

VCC GFX



VCC GFX NCTF

VCC SM LF




Supply	Signal Group	Icc-max
+1.05V_VCCP	VCC	1.31A
+1.05V_VCCP	VCC_NCTF	A
+1.05V_VCCP	VTT	0.85A
+1.05V_VCCP	VCC_PEG	1.2A
+1.05V_VCCP	VCC_RXR_DMI	0.25A
+1.05V_VCCP	VCC_ATX	84.15mA
+1.8V_SUS	VCC_SM	2.4A
+1.8V_SUS	VCC_SM_CK	0.2A
+1.25V_RUN	VCCA_HPLL	0.05A
+1.25V_RUN	VCCA_MPLL	0.15A
+1.25V_RUN	VCCA_SM	0.735A
+1.25V_RUN	VCCA_SM_NCTF	A
+1.25V_RUN	VCCA_SM_CK	0.015A
+1.25V_RUN	VCCD_HPLL	0.25A
+1.25V_RUN	VCCA_AXD	0.2A
+1.25V_RUN	VCCA_AXD_NCTF	A
+1.25V_RUN	VCCA_PEG_PLL /VCCD_PEG_PLL	0.1A
+1.25V_RUN	VCCA_AXF	0.35A
+1.25V_RUN	VCCA_DMI	0.1A
+1.5V_RUN	VCCD_TVDAC	0.06A
+3.3V_RUN	VCCA_PEG_BG	0.005A
+3.3V_RUN	VCC_HV	0.1A

Place CAP where LVDS and DDR2 taps



FOR VCC CORE AND VCC NCTF



VSS NCTF

VCC NCTF

POWER

VSS SCB

VCC AXM

VSS AXM NCTF

VCC AXM

VSS AXM

VCC AXM

VSS AXM

VCC AXM

VSS AXM


VCC AXM

VSS AXM


VCC AXM

VSS AXM

FOR VCC AXM NCTF AND VCC AXM



FOR VCC SM




SA5032




Title			GMCH-POWER (4/6)		
Size	Document Number				Rev
A3	Siberia / Converse				SA
Date:	Friday, September 01, 2006				Sheet 10 of 53

Layout Note:
Location of all MCH CFG strap resistors
need to be close to trace to minimize stub



CFG Strap	LOW 0	HIGH 1
CFG 5		★
CFG 9 PCI Express Graphics Lane Reversal	DMI X 2 Lane Reversal	DMI X 4 ★ Normal Mode (Lanes number in order)
CFG 16 FSB Dynamic ODT	Disabled	Enabled
CFG 18 VCC select	★ 1.05V	1.5V
CFG 19 DMI Lane Reserved	★ Normal Operation	Reserved Lane
CFG 20 Concurrent SDVO/PCIE	★ Only PCIE or SDVO is operation	PCIE and SDVO are operation simultaneous



Title

GMCH-GND (6/6)

Size

Document Number


Siberia / Converse

Rev

Date: Friday, September 01, 2006

Sheet 12 of 53

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----





13,20,32,40 MEM_SCLK

13,20,32,40 MEM_SDAT



+1.8V_SUS



DDR_A MA3	DDR_A_MA3	9.13
DDR_A MA1	DDR_A_MA1	9.13
DDR_A MA8	DDR_A_MA8	9.13
DDR_A MA9	DDR_A_MA9	9.13
DDR_A MA11	DDR_A_MA11	9.13
DDR_A MA10	DDR_A_MA10	9.13
DDR_A CAS#	DDR_A_CAS#	9.13
DDR_A RAS#	DDR_A_RAS#	9.13
M ODT0	M_ODT0	8.13

DDR_CS2_DIMMB#	DDR_CS2_DIMMB#	8
DDR_CS3_DIMMB#	DDR_CS3_DIMMB#	8
DDR_CKE2_DIMMB	DDR_CKE2_DIMMB	8,13
DDR_CKE3_DIMMB	DDR_CKE3_DIMMB	8,13
DDR_B_RAS#	DDR_B_RAS#	9,13
DDR_B_CAS#	DDR_B_CAS#	9,13
DDR_B_WE#	DDR_B_WE#	9
M_ODT2	M_ODT2	8
M_ODT3	M_ODT3	8


DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

DDR2-SODIMM2


Size A3	Document Number Siberia / Cameroun	Rev SA
------------	--	-----------

Date: Friday, September 01, 2006 Sheet 14 of 53


RTC circuitry




Place all series terms close to ICH8 except for SDIN input lines, which should be close to source. Placement of R698, R699, R7138 & R723 should equal distance to the split trace point as R693, R694, R710 & R722 respectively. Basically, keep the same distance from T for all series termination resistors.



This circuit is only needed if the platform has the SNIFFER




Distance between the ICH8-M and cap on the "P" signal should be identical distance between the ICH8-M and cap on the "N" signal for same pair.



SM SATASB Place within 500 mil of ICH8-M

ICH8-Strap PIN



No Reboot Strap
SPKR LOW = Default High=No Reboot

XOR Chain Entrance Strap



ICH_RSVD	ACZ_DOUT	Description
0	0	Enter XOR chain
0	1	Normal operation (default)
1	0	Set PCIE port config bit1
1	1	

integrated VccSus1_05, VccSus1_5, VccCl1_5

ICH_INTVRMEN High=Enable Low=Disable

integrated VccLan1_05VccCl1_05

ICH_LAN100_SLP High=Enable Low=Disable



SA5032


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title		
ICH8M-RTC/IDE/LPC/DH1 (1/4)		
Size	Document Number	Rev
A3	Siberia / Converse	SA
Date:	Thursday, September 07, 2006	Sheet 18 of 53

PCIE Interface Routing

LANE1	MiniCard WWAN
LANE2	MiniCard WLAN
LANE3	MiniCard WPAN
LANE4	Express Card
LANE5	No use
LANE6	Giba Bit LOM


PCIE TX dc blocking
Capacitors close to ICH8-M




Layout Note:
Place R624, R625 and R626
within 500 mils from ICH.

ICH8-Strap PIN

BIOS Strap		
PCI_GNT#0 (R617)	SPI_CS#1 (R623)	BIOS Strap Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC
A16 swap override strap		
PCI_GNT#3 (R620)	low = A16 swap override enable high = default	



USB OC# PULL HIGH



DMI_COMP R158 place
within 500 mil of ICH8M

ICH

USB0	Ext Side (Left)
USB1	Ext Side (Right)
USB2	Ext I/O BD Side (Top)
USB3	Ext I/O BD Side (Bottom)
USB4	Ext Back (Bottom)
USB5	Dock/Ext Back (Top)
USB6	Express Card
USB7	BT
USB8	3rd mini card
USB9	USB Hub

USB Hub

USB1	SmartCard
USB2	Gaming LCD/Biometric
USB3	Camera
USB4	WWAN

SA5032

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH8M-PCIE/USB/SPI/DMI (2/4)


Size A3 Document Number


Siberia / Converse


Date: Friday, September 01, 2006 Sheet 19 of 53

Rev




SA









SSID = 1394



These 1394 signals are high speed differential pairs and must be kept equal length with a differential impedance(Z_0) of 110 ohms.



SA5032

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **1394 - 8 IN 1 Connector**
Size: A3 Document Number: **Siberia / Converse** Rev: SA
Date: Friday, September 01, 2006 Sheet: 25 of 53

Place filters close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.

Populate R503 = BLM18AG601SN-3GP, C506, C510 if noise margin on SDSVDD pin above spec

Populate resistor for debug

Place crystal less than 0.75" (~1.9cm) from LAN Controller

LOM_CABLE_DETECT goes to an input on a system microcontroller that can poll this signal periodically and can de-assert the LOM_LOM_PWR when LOM_CABLE_DETECT signal is high. Connect to an EC GPIO defined by the GPIO mapping.

Reserve for EMI

Place filter close to the power pins - 0.1uF should be closest to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.

Place one cap close to each of the pins, D9 and E10.

Place resistor as close as possible to the ASIC. Pad is needed to measure 125MHz clock for debugging.

Important Layout Note for dual footprint design: Atecl part is available in standard package size, where as ST-Micro part is available in narrow package size. Ensure that pads are laid out for both footprints. Recommendation: Pads for pins 1 (reference) through 4 can be standard and identically located for both packages. Pads for pins 5-8 need to be larger to accommodate both packages.

Layout Note: PNP Q60 and Q61 needs 0.5 inch by 0.5 inch thermal relief pad.

REGSEN12 and REGSEN25 should be routed using a trace from the load (PNP) back to the controller. Do not use a direct connection to the power plane. Use 8mils trace width for these signals

Place high-frequency decoupling capacitors close to the power pin. Minimize the loop path from pin to cap to power feed via. The length of the path from the ground side of the cap to the ground via should also be minimized.


	NV_STRAP1	NVSTRAP8	S0	S1	CS#	SCLK
Ato-Sense Mode	0	0	0	0	0	0
ST M45PE20	0	1	1	0	0	1
Atmel AT45BC021B	0	0	1	0	1	1

**Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


LAN BCM5756ME

Site C Document Number
Siberia / Converse Rev SA

Date: Friday, September 01, 2006 Sheet 26 of 53



LAN CONN







- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.

The blowout from the LAN magnetics to the RJ45 connector maintaining the distance between the two to be within 1 inch.

Hipot layout guide line update space > 50mil

Rj11 layout guide line update > 100mil


SA5032



SA5032

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **AUDIO (1/3)**
 Size: A3 Document Number: **Siberia / Converse** Rev: SA
 Date: Friday, September 01, 2006 Sheet: 28 of 53



GAIN SETTING RESISTORS		
GAIN1	GAIN2	AV
0	0	6dB
0	1	10dB
1	0	15.6dB
1	1	21.6dB

SA5032

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO (2/3) / Bluetooth

Size

A3

Document Number

Siberia / Converse

Rev

SA

Date:


Friday, September 01, 2006

Sheet

29



of

53





SA5032

USB POWER



Place ESD diodes as close to the connector as possible.

USB PORT(BACK Port)



DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			USB PORT	
Size	Document Number	Siberia / Converse		Rev
A3				SA
Date:	Friday, September 01, 2006	Sheet	33	of 53



20,24 PCI_AD[31..0] << >>

- 20,24 PCI_AD[31..0] << >>

20,24 PCI_AD[31..0] << >>





20,24 PCI_AD[31..0] << >>

20,24 PCI_AD[31..0] << >>

20,24 PCI_AD[31..0] << >>


20,24 PCI_AD[31..0] << >>






Board ID Straps


BID2	BID1	BID0	Board Rev.
0	0	0	ENG1 (M00)
0	0	1	ENG2 (X00)
0	1	0	ENG3 (X01)
0	1	1	ENG4 (X02)
1	0	0	QT (X03)
1	0	1	RAMP (A00)



ECE5018-Populate
ECE5032-No populate



ECE5018-Populate
ECE5032-No populate




ECE5032-NU-GP-U2

SA5032




Title			SIO ECE5032		
Size	Document Number	Siberia / Converse			Rev
A3					SA
Date:	Friday, September 01, 2006	Sheet	38	of	53


Touch PAD conn.




Sniffer Switch




Camera/DMIC/Panel LED conn.




KB/BKLT LED




Indicator LED, Gaming LCD and Biometric reader conn.




Consumer IR




[illegible]


SPKR LED




TP LED




PANEL LED





KB LED.




Media Button LED.




Sniffer LED.




Power & Suspend LED.




HDD activity LED.




Battery status LED.




WLAN LED.




Bluetooth LED.







Adapter In



Reserved for EMI



Batt Connector



SA5032




Title		
DCIN / BATT CONN.		
Size	Document Number	Rev
A3	Siberia / Converse	SA
Date:	Friday, September 01, 2006	Sheet 44 of 53



"NC" means no-connect




Rev

Sheet 45 of







	GROUND	VREF2	FLOAT	VSPILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1,EN2	Switcher OFF	not use	Switcher ON	Switcher ON
EN3,EN5	LDO OFF	not use	LDO ON	VREG3 ON

$V_{out}=1V \cdot (R1+R2)/R2$

SAS032

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



File

DC to DC 3.3V / 5V

Size	Document Number	Rev
A3	Siberia / Converse	SA

Date: Friday, September 01, 2006


Sheet 50 of 53



SA5032





Title		
DC to DC 12V / 0.9V		
Size	Document Number	Rev
A3	Siberia / Converse	SA
Date:	Friday, September 01, 2006	Sheet 51 of 53



ICH8 SMBus Block Diagram

KBC SMBus Block Diagram



SMBUS ADDRESS :

DOCK/APR Microprocessor --74H

DOCK USB/IDE Interface(FX2) --72H

DOCK SMBUS ADDRESS :

Battery --16H

Charger --12H

IDE I/F --70H

D-BAY --72H

SIO --48H

SA5032