

# Berry Discrete/UMA Schematics Document

## AMD Danube CPU S1g4

## AMD GPU Madison-LP/M96-LP M2

## RS880M + SB820M

2010-03-08

REV : A00

*DY : Nopop Component*

<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A4

Document Number

**Berry AMD Discrete/UMA**

Rev

**A00**

Date: Monday, March 08, 2010


Sheet 1 of 95

## Berry DG15 Discrete/UMA Block Diagram

Project code : 91.4HH01.001

PCB P/N :

Revision :X-Build




Power Block Diagram

Power Shape

Regulator

LDO

Switch



<Core Design>




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title **Power Block Diagram**

|                                |                                                  |                   |
|--------------------------------|--------------------------------------------------|-------------------|
| Size<br>A3                     | Document Number<br><b>Berry AMD Discrete/UMA</b> | Rev<br><b>A00</b> |
| Date: Thursday, March 04, 2010 | Sheet 3 of 95                                    |                   |


# SB820M SMBus Block Diagram




# KBC SMBus Block Diagram



# Thermal Block Diagram



# Audio Block Diagram




**Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide**


Capture from 46113\_rs880m\_ds\_nda\_1.03

| USB  |                        |
|------|------------------------|
| Pair | Device                 |
| 0    | USB0 (I/O Board/ESATA) |
| 1    | USB1 (I/O Board)       |
| 2    | USB2 (CRT Board)       |
| 3    | USB3 (CRT Board)       |
| 4    | WLAN USB               |
| 5    | WWAN USB               |
| 6    | RESERVED               |
| 7    | RESERVED               |
| 8    | RESERVED               |
| 9    | BLUETOOTH              |
| 10   | CARD READER            |
| 11   | CAMERA (LVDS CONN)     |
| 12   | RESERVED               |
| 13   | RESERVED               |

|       |               |
|-------|---------------|
|       | RS880M        |
| LANE0 | MiniCard WLAN |
| LANE1 | LAN           |
| LANE2 | MiniCard WWAN |



SSID = CPU



|                        |    |              |               |     |                        |
|------------------------|----|--------------|---------------|-----|------------------------|
| (12) HT_NB_CPU_CAD_H0  | E3 | L0_CADIN_H0  | L0_CADOUT_H0  | AD1 | HT_CPU_NB_CAD_H0 (12)  |
| (12) HT_NB_CPU_CAD_L0  | E2 | L0_CADIN_L0  | L0_CADOUT_L0  | AC1 | HT_CPU_NB_CAD_L0 (12)  |
| (12) HT_NB_CPU_CAD_H1  | E1 | L0_CADIN_H1  | L0_CADOUT_H1  | AC2 | HT_CPU_NB_CAD_H1 (12)  |
| (12) HT_NB_CPU_CAD_L1  | F1 | L0_CADIN_L1  | L0_CADOUT_L1  | AC3 | HT_CPU_NB_CAD_L1 (12)  |
| (12) HT_NB_CPU_CAD_H2  | G3 | L0_CADIN_H2  | L0_CADOUT_H2  | AB1 | HT_CPU_NB_CAD_H2 (12)  |
| (12) HT_NB_CPU_CAD_L2  | G2 | L0_CADIN_L2  | L0_CADOUT_L2  | AA1 | HT_CPU_NB_CAD_L2 (12)  |
| (12) HT_NB_CPU_CAD_H3  | G1 | L0_CADIN_H3  | L0_CADOUT_H3  | AA2 | HT_CPU_NB_CAD_H3 (12)  |
| (12) HT_NB_CPU_CAD_L3  | H1 | L0_CADIN_L3  | L0_CADOUT_L3  | AA3 | HT_CPU_NB_CAD_L3 (12)  |
| (12) HT_NB_CPU_CAD_H4  | J1 | L0_CADIN_H4  | L0_CADOUT_H4  | W2  | HT_CPU_NB_CAD_H4 (12)  |
| (12) HT_NB_CPU_CAD_L4  | K1 | L0_CADIN_L4  | L0_CADOUT_L4  | W3  | HT_CPU_NB_CAD_L4 (12)  |
| (12) HT_NB_CPU_CAD_H5  | L3 | L0_CADIN_H5  | L0_CADOUT_H5  | V1  | HT_CPU_NB_CAD_H5 (12)  |
| (12) HT_NB_CPU_CAD_L5  | L2 | L0_CADIN_L5  | L0_CADOUT_L5  | U1  | HT_CPU_NB_CAD_L5 (12)  |
| (12) HT_NB_CPU_CAD_H6  | L1 | L0_CADIN_H6  | L0_CADOUT_H6  | U2  | HT_CPU_NB_CAD_H6 (12)  |
| (12) HT_NB_CPU_CAD_L6  | M1 | L0_CADIN_L6  | L0_CADOUT_L6  | U3  | HT_CPU_NB_CAD_L6 (12)  |
| (12) HT_NB_CPU_CAD_H7  | N3 | L0_CADIN_H7  | L0_CADOUT_H7  | T1  | HT_CPU_NB_CAD_H7 (12)  |
| (12) HT_NB_CPU_CAD_L7  | N2 | L0_CADIN_L7  | L0_CADOUT_L7  | R1  | HT_CPU_NB_CAD_L7 (12)  |
| (12) HT_NB_CPU_CAD_H8  | E5 | L0_CADIN_H8  | L0_CADOUT_H8  | AD4 | HT_CPU_NB_CAD_H8 (12)  |
| (12) HT_NB_CPU_CAD_L8  | F5 | L0_CADIN_L8  | L0_CADOUT_L8  | AD3 | HT_CPU_NB_CAD_L8 (12)  |
| (12) HT_NB_CPU_CAD_H9  | F3 | L0_CADIN_H9  | L0_CADOUT_H9  | AD5 | HT_CPU_NB_CAD_H9 (12)  |
| (12) HT_NB_CPU_CAD_L9  | F4 | L0_CADIN_L9  | L0_CADOUT_L9  | AC5 | HT_CPU_NB_CAD_L9 (12)  |
| (12) HT_NB_CPU_CAD_H10 | G5 | L0_CADIN_H10 | L0_CADOUT_H10 | AB4 | HT_CPU_NB_CAD_H10 (12) |
| (12) HT_NB_CPU_CAD_L10 | H5 | L0_CADIN_L10 | L0_CADOUT_L10 | AB3 | HT_CPU_NB_CAD_L10 (12) |
| (12) HT_NB_CPU_CAD_H11 | H3 | L0_CADIN_H11 | L0_CADOUT_H11 | AB5 | HT_CPU_NB_CAD_H11 (12) |
| (12) HT_NB_CPU_CAD_L11 | H4 | L0_CADIN_L11 | L0_CADOUT_L11 | AA5 | HT_CPU_NB_CAD_L11 (12) |
| (12) HT_NB_CPU_CAD_H12 | K3 | L0_CADIN_H12 | L0_CADOUT_H12 | Y5  | HT_CPU_NB_CAD_H12 (12) |
| (12) HT_NB_CPU_CAD_L12 | K4 | L0_CADIN_L12 | L0_CADOUT_L12 | W5  | HT_CPU_NB_CAD_L12 (12) |
| (12) HT_NB_CPU_CAD_H13 | L5 | L0_CADIN_H13 | L0_CADOUT_H13 | V4  | HT_CPU_NB_CAD_H13 (12) |
| (12) HT_NB_CPU_CAD_L13 | M5 | L0_CADIN_L13 | L0_CADOUT_L13 | V3  | HT_CPU_NB_CAD_L13 (12) |
| (12) HT_NB_CPU_CAD_H14 | M3 | L0_CADIN_H14 | L0_CADOUT_H14 | V5  | HT_CPU_NB_CAD_H14 (12) |
| (12) HT_NB_CPU_CAD_L14 | M4 | L0_CADIN_L14 | L0_CADOUT_L14 | U5  | HT_CPU_NB_CAD_L14 (12) |
| (12) HT_NB_CPU_CAD_H15 | N5 | L0_CADIN_H15 | L0_CADOUT_H15 | T4  | HT_CPU_NB_CAD_H15 (12) |
| (12) HT_NB_CPU_CAD_L15 | P5 | L0_CADIN_L15 | L0_CADOUT_L15 | T3  | HT_CPU_NB_CAD_L15 (12) |
| (12) HT_NB_CPU_CLK_H0  | J3 | L0_CLKIN_H0  | L0_CLKOUT_H0  | Y1  | HT_CPU_NB_CLK_H0 (12)  |
| (12) HT_NB_CPU_CLK_L0  | J2 | L0_CLKIN_L0  | L0_CLKOUT_L0  | W1  | HT_CPU_NB_CLK_L0 (12)  |
| (12) HT_NB_CPU_CLK_H1  | J5 | L0_CLKIN_H1  | L0_CLKOUT_H1  | Y4  | HT_CPU_NB_CLK_H1 (12)  |
| (12) HT_NB_CPU_CLK_L1  | K5 | L0_CLKIN_L1  | L0_CLKOUT_L1  | Y3  | HT_CPU_NB_CLK_L1 (12)  |
| (12) HT_NB_CPU_CTL_H0  | N1 | L0_CTLIN_H0  | L0_CTLOUT_H0  | R2  | HT_CPU_NB_CTL_H0 (12)  |
| (12) HT_NB_CPU_CTL_L0  | P1 | L0_CTLIN_L0  | L0_CTLOUT_L0  | R3  | HT_CPU_NB_CTL_L0 (12)  |
| (12) HT_NB_CPU_CTL_H1  | P3 | L0_CTLIN_H1  | L0_CTLOUT_H1  | T5  | HT_CPU_NB_CTL_H1 (12)  |
| (12) HT_NB_CPU_CTL_L1  | P4 | L0_CTLIN_L1  | L0_CTLOUT_L1  | R5  | HT_CPU_NB_CTL_L1 (12)  |

SKT-BGA638H176

1'nd 62.10055.111

2'nd 62.10055.171

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title  
**CPU\_HT\_LINK I/F\_(1/4)**

|            |                                                  |                   |
|------------|--------------------------------------------------|-------------------|
| Size<br>A4 | Document Number<br><b>Berry AMD Discrete/UMA</b> | Rev<br><b>A00</b> |
|------------|--------------------------------------------------|-------------------|

Date: Thursday, March 04, 2010 Sheet 8 of 95


SSID = CPU

1231-2



Set empty: C905, C906, C903, C909, C913, C910, C915

4.7UF\*4  
0.22UF\*4  
1000PF\*4  
180PF\*4

Place near to CPU




0.9V, 1.25A--DDR1066  
1.05V, 1.75A--DDR1333




SSID = CPU

LYAOUT:ROUTE VDDA TRACE APPROX.  
50mils WIDE(USE 2X25 mil TRACES TO  
EXIT BALL FIELD) AND 500 mils LONG.



## HDT Connectors



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU\_Control&Debug\_(3/4)**

|            |                                                  |                   |
|------------|--------------------------------------------------|-------------------|
| Size<br>A3 | Document Number<br><b>Berry AMD Discrete/UMA</b> | Rev<br><b>A00</b> |
|------------|--------------------------------------------------|-------------------|

Date: Thursday, March 04, 2010 Sheet 10 of 95



RS880M : 71.RS880.M05



9/15

Place < 100mils from pin B25 and B24

1119-3

9/15



9/11

## A-LINK

### <Core Design>

Title **AMD-RS880M HT LINK&PCle(1/4)**

|                                |                                                  |                   |
|--------------------------------|--------------------------------------------------|-------------------|
| Size<br>A3                     | Document Number<br><b>Berry AMD Discrete/UMA</b> | Rev<br><b>A00</b> |
| Date: Thursday, March 04, 2010 | Sheet 12 of                                      | 95                |

SSID = N.B

RS880M : 71.RS880.M05

UMA DAC Signal:

GREEN/BLUE: Connected to GND through two separate 150- 1% resistors.

RED: Connected to GND through two separate 133- 1% resistors. (For match resistor on CRT/B 150- 1%)

STRAP\_DEBUG\_BUS\_GPIO\_ENABLE# ( RS880M use DAC\_VSYNC)

Enables debug bus access through memory I/O pads and GPIOs.

\*1 : Disable  
0 : Enable

SIDE\_PORT\_EN# ( RS880M use DAC\_HSYNC)


1 = Memory Side port Not available  
0 = Memory Side port available **UMA\_SPM**

LOAD\_EEPROM\_STRAPS#(RS880M use SUS\_STAT#)


Selects Loading of STRAPS From EEPROM

\*1 : use Default Values  
0 : I2C Master can load strap values from EEPROM if connected,  
or use default values if not connected


\*DEFAULT




Layout Note  
Trace at least 15 mil



9/25




R1316 ALLOW\_LDTSTOP:  
1 = LDTSTOP# can be asserted  
0 = LDTSTOP# has to be de-asserted





UMA: DAC\_CLK and DATA  
with 5V-tolerant.  
not need level shift

Trace at least 10 mil



9/15



PART 3 OF 6

CRT/OUT

LVTM

PLL PWR

CLOCKS PM

MIS.








**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **AMD-RS880M\_LVDS&CRT\_(2/4)**

Size A3 Document Number **Berry AMD Discrete/UMA** Rev **A00**

Date: Thursday, March 04, 2010 Sheet 13 of 95

**SSID = N.B**





(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
**Berry AMD Discrete/UMA**

Date: Thursday, March 04, 2010

Rev  
**A00**

Sheet 16 of 95

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3


Document Number  
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010

Rev  
A00

Sheet 17 of 95

SSID = MEMORY




Note:  
SA0 = 0, SA1 = 0  
SO-DIMMA SPD Address is 0xA0  
SO-DIMMA TS Address is 0x30

### SODIMM A DECOUPLING (ONE CAP PER POWER PIN)


**Layout Note:**  
Place these Caps near  
SO-DIMMA.

**Place these caps  
close to VTT1 and  
VTT2.**


# SSID = MEMORY



**SB820M : 71.SB820.M02**




**SSID = S.B**





| USB  |                        |
|------|------------------------|
| Pair | Device                 |
| 0    | USB0 (I/O Board/ESATA) |
| 1    | USB1 (I/O Board)       |
| 2    | USB2 (CRT Board)       |
| 3    | USB3 (CRT Board)       |
| 4    | WLAN USB               |
| 5    | WWAN USB               |
| 6    | RESERVED               |
| 7    | RESERVED               |
| 8    | RESERVED               |
| 9    | BLUETOOTH              |
| 10   | CARD READER            |
| 11   | CAMERA (LVDS CONN)     |
| 12   | RESERVED               |
| 13   | RESERVED               |

### Strap Pin / define to use LPC or SPI ROM

|                                                                                                                                                                                                                                                                                                                                                                          |                               |             |             |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|-------------|-------------|
| <div style="display: flex; align-items: center;">  <div style="margin-left: 20px;"> <b>Wistron Corporation</b><br/>                 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br/>                 Taipei Hsien 221, Taiwan, R.O.C.             </div> </div> |                               |             |             |
| Title <b>SB820M_USB&amp;GPIO_(2/5)</b>                                                                                                                                                                                                                                                                                                                                   |                               |             |             |
| Size                                                                                                                                                                                                                                                                                                                                                                     | Document Number               |             | Rev         |
| A3                                                                                                                                                                                                                                                                                                                                                                       | <b>Berry AMD Discrete/UMA</b> |             | <b>A000</b> |
| Date:                                                                                                                                                                                                                                                                                                                                                                    | Thursday, March 04, 2010      | Sheet 21 of | 95          |

SSID = S.B




<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


File SB820M\_SATA-IDE\_(3/5)

|                                |                 |         |
|--------------------------------|-----------------|---------|
| Size A3                        | Document Number | Rev A00 |
| Berry AMD Discrete/UMA         |                 |         |
| Date: Thursday, March 04, 2010 | Sheet 22 of     | 95      |




SSID = S.B

## REQUIRED STRAPS



## DEBUG STRAPS



## REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

|           | AZ_SDOUT#                   | PCI_CLK1                   | PCI_CLK2                                | PCLK_KBC<br>(PCI_CLK3)         | PCLK_FWH<br>(PCI_CLK4)           | LPCCLK0               | LPCCLK1                                   | SB_GPO200 , SB_GPO199<br>ROM TYPE: |
|-----------|-----------------------------|----------------------------|-----------------------------------------|--------------------------------|----------------------------------|-----------------------|-------------------------------------------|------------------------------------|
| PULL HIGH | LOW POWER MODE              | Allow PCIE GEN2<br>DEFAULT | WatchDOG (NB_PWRGD) ENABLED             | USE DEBUG STRAPS               | non_Fusion CLOCK mode<br>DEFAULT | ENABLE EC             | CLKGEN ENABLED<br>(Use Internal)          | H, H = Reserved<br>H, L = SPI ROM  |
| PULL LOW  | PERFORMANCE MODE<br>DEFAULT | Force PCIE GEN1            | WatchDog (NB_PWRGD) DISABLED<br>DEFAULT | IGNORE DEBUG STRAPS<br>DEFAULT | Fusion CLOCK mode                | DISABLE EC<br>DEFAULT | DEFAULT CLKGEN DISABLED<br>(Use External) | L, H = LPC ROM<br>L, L = FWH ROM   |

|           | PCI_AD27                 | PCI_AD26                         | PCI_AD25                | PCI_AD24                             | PCI_AD23                          |
|-----------|--------------------------|----------------------------------|-------------------------|--------------------------------------|-----------------------------------|
| PULL HIGH | USE PCI PLL<br>(DEFAULT) | Disable ILA AUTORUN<br>(DEFAULT) | USE FC PLL<br>(DEFAULT) | USE DEFAULT PCIE STRAPS<br>(DEFAULT) | Disable PCI MEM BOOT<br>(DEFAULT) |
| PULL LOW  | BYPASS PCI PLL           | Enable ILA AUTORUN               | BYPASS FC PLL           | USE EEPROM PCIE STRAPS               | Enable PCI MEM BOOT               |

Note: SB820M has 15K internal PU FOR PCI\_AD[27:23]

<Core Design>

(Blanking)

<Core Design>

|                                                                                       |                                      |  |                                                                                                             |  |                   |
|---------------------------------------------------------------------------------------|--------------------------------------|--|-------------------------------------------------------------------------------------------------------------|--|-------------------|
|  |                                      |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |                   |
| Title                                                                                 |                                      |  |                                                                                                             |  |                   |
| <b><i>Reserved</i></b>                                                                |                                      |  |                                                                                                             |  |                   |
| Size                                                                                  | Document Number                      |  |                                                                                                             |  | Rev               |
|                                                                                       | <b><i>Berry AMD Discrete/UMA</i></b> |  |                                                                                                             |  | <b><i>A00</i></b> |
| Date: Thursday, March 04, 2010                                                        |                                      |  | Sheet 25 of 95                                                                                              |  |                   |

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Reserved***

|      |                                      |            |
|------|--------------------------------------|------------|
| Size | Document Number                      | Rev        |
|      | <i><b>Berry AMD Discrete/UMA</b></i> | <b>A00</b> |

|                                |                |
|--------------------------------|----------------|
| Date: Thursday, March 04, 2010 | Sheet 26 of 95 |
|--------------------------------|----------------|

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

Document Number

Rev

**Berry AMD Discrete/UMA****A00**

Date: Thursday, March 04, 2010

Sheet 27 of 95

1

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
| A3    | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: | Thursday, March 04, 2010      | Sheet 28 of 95 |

(Blanking)

<Core Design>






Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
| A3    | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: | Thursday, March 04, 2010      | Sheet 29 of 95 |

9/23



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010

Rev  
A00

Sheet 31 of 95

(Blanking)

<Core Design>

|                                                                                       |  |                                      |                                                                                                             |  |                   |
|---------------------------------------------------------------------------------------|--|--------------------------------------|-------------------------------------------------------------------------------------------------------------|--|-------------------|
|  |  |                                      | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |                   |
| Title                                                                                 |  |                                      |                                                                                                             |  |                   |
| <b><i>Reserved</i></b>                                                                |  |                                      |                                                                                                             |  |                   |
| Size<br>A4                                                                            |  | Document Number                      |                                                                                                             |  | Rev               |
|                                                                                       |  | <b><i>Berry AMD Discrete/UMA</i></b> |                                                                                                             |  | <b><i>A00</i></b> |
| Date: Thursday, March 04, 2010                                                        |  |                                      | Sheet 32 of 95                                                                                              |  |                   |

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3

Document Number  
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010

Rev  
A00

Sheet 33 of 95

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry AMD Discrete/UMA**

Rev

**A00**

Date: Thursday, March 04, 2010

Sheet 34 of 95

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

|                                |                               |                |
|--------------------------------|-------------------------------|----------------|
| Size                           | Document Number               | Rev            |
| A3                             | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: Thursday, March 04, 2010 |                               | Sheet 35 of 95 |

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


Size  
A3

Document Number  
**Berry AMD Discrete/UMA**

Date: Thursday, March 04, 2010

Rev  
**A00**

Sheet 36 of 95



(Blanking)

<Core Design>

|                                                                                       |                 |                                                                                                             |     |
|---------------------------------------------------------------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------|-----|
|  |                 | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |     |
| Title                                                                                 |                 |                                                                                                             |     |
| <b><i>Reserved</i></b>                                                                |                 |                                                                                                             |     |
| Size<br>A4                                                                            | Document Number |                                                                                                             | Rev |
| <b><i>Berry AMD Discrete/UMA A00</i></b>                                              |                 |                                                                                                             |     |
| Date: Thursday, March 04, 2010                                                        |                 | Sheet 38 of                                                                                                 | 95  |



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size  
A3


Document Number  
Berry AMD Discrete/UMA

Date: Thursday, March 04, 2010

Rev  
A00

Sheet 40 of 95

SSID = Reset.Suspend



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power On Logic**

|            |                                                  |                   |
|------------|--------------------------------------------------|-------------------|
| Size<br>A4 | Document Number<br><b>Berry AMD Discrete/UMA</b> | Rev<br><b>A00</b> |
|------------|--------------------------------------------------|-------------------|

Date: Thursday, March 04, 2010 Sheet 41 of 95



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
| A3    | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: | Thursday, March 04, 2010      | Sheet 43 of 95 |



**SSID = BATT CONN**

**Batt Connector**



For actual location, need to be swap all pin

**Close to Batt Connector**



<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size  
A4

Document Number


**Berry AMD Discrete/UMA**

Rev  
A00

Date: Thursday, March 04, 2010

Sheet 44 of 95

2009/08/04



# SSID = PWR.Plane.Regulator\_3p3v5v

Design Current = 7.57A  
11.89A < OCP < 14.053A

Design Current = 7.3A  
11.45A < OCP < 16A

Close to VFB Pin (pin5)

Close to VFB Pin (pin2)

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 3.3uH PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037  
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 2.2uH PCMC063T-2R2MN Cynotec 18mohm/20mohm Isat =14Arms 68.2R210.20B  
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC\_TOKIN/77.C2271.00L  
O/P cap: 100U 6.3V TEPSLB20J107M(45)8R 45mohm 1.374Arms NEC\_TOKIN/77.C1071.081  
H/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037  
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

TPS51125

| TONSEL | CH1    | CH2    |
|--------|--------|--------|
| GND    | 200kHz | 265kHz |
| VREF   | 245kHz | 305kHz |
| VREG3  | 300kHz | 375kHz |
| VREG5  | 365kHz | 460kHz |

RT8205B(74.08208.A73)

| TONSEL | CH1    | CH2    |
|--------|--------|--------|
| GND    | 200kHz | 250kHz |
| VREF   | 300kHz | 375kHz |
| VREG3  | 365kHz | 460kHz |
| VREG5  | 365kHz | 460kHz |

|           |              |
|-----------|--------------|
| TPS51125  | 74.51125.073 |
| RT8205BQW | 74.08208.A73 |

| SKIPSEL        | VREG3 or VREG5 | VREF (2V) | GND      |
|----------------|----------------|-----------|----------|
| Operating Mode | OOA Auto Skip  | Auto Skip | PWM only |

| ENO            | Open                                                           | 820k to GND                                                     | GND                 |
|----------------|----------------------------------------------------------------|-----------------------------------------------------------------|---------------------|
| Operating Mode | enable both LDOs, VCLK on and ready to turn on switch channels | enable both LDOs, VCLK off and ready to turn on switch channels | disable all circuit |

<Core Design>


**Wistron Corporation**  
21F, 8F, Sec 1, Hsin Tai Wu Rd., Hsueh,  
Taipei Hsien 221, Taiwan, R.O.C.


File  
**RT8205B\_5V/3D3V**  
Size A2 Document Number  
**Berry AMD Discrete/UMA**  
Date: Thursday, March 04, 2010 Sheet 46 of 95

Rev  
**A00**

SSID = CPU.Regulator

## ISL6265HRTZ-T for +VCC\_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D  
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01  
H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037  
L/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm  
Isat =60Arms 68.R3610.20C  
O/P cap: 330U 2V EEF5X0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01  
H/S: VISHAY SIR462DP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037  
L/S: VISHAY SIT7658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037

Core Design


SSID = PWR.Plane.Regulator\_+1.1V\_RUN

## RT8209EGQW for +1.1V\_RUN

0222-3  
Remove

| PWM TYPE | PRa     | PRb     |
|----------|---------|---------|
| *RT8209B | 10 ohm  | 4.7 ohm |
| TPS51117 | 300 ohm | 0 ohm   |


\*DEFAULT



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L  
Inductor: 1.5UH PCMC104T-1R5MN 33Arms CYNTEC/ 68.1R510.10J  
O/P cap: 330U 2.5V EEFCX0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L  
H/S: SI7686DP/ POWERPAK-8/ 11mOhm/ 14mOhm@4.5Vgs/ 84.07686.037  
L/S: SiR164DP/ POWERPAK-8/ 2.6mOhm/ 3.2mOhm@4.5Vgs/ 84.00164.037

<Core Design>

SSID = PWR.Plane.Regulator\_1p5v0p75v



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: **RT8207 +1.5V SUS**

| Size | Document Number               | Rev        |
|------|-------------------------------|------------|
| A3   | <b>Berry AMD Discrete/UMA</b> | <b>A00</b> |


Date: Thursday, March 04, 2010 Sheet 49 of 95





SSID = PWR.Plane.Regulator\_1p8v

## APL5930 for +1.8V\_RUN




SSID = PWR.Plane.Regulator\_1p8v

<Core Design>



SSID = PWR.Plane.Regulator\_0P9v

SSID = PWR.Plane.Regulator\_2p5v

RT9013-25PB for +2.5V\_RUN




SSID = VIDEO




SSID = Inverter

INVERTER POWER






SSID = VIDEO

LCD POWER




# SSID = VIDEO


9/18



10/1



10/1



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LVDS Switch**

Size

Document Number

**Berry AMD Discrete/UMA**

Rev

**A00**

Date: Thursday, March 04, 2010

Sheet 55 of 95

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved


|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
| A3    | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: | Thursday, March 04, 2010      | Sheet 56 of 95 |

SSID = VIDEO


# HDMI CONNECTOR

(12) PCIE\_NT\_X\_GRX\_P[12..15] >> PCIE\_N\_H\_TX\_GRX\_P[12..15] (80)  
(12) PCIE\_NT\_X\_GRX\_N[12..15] >> PCIE\_N\_H\_TX\_GRX\_N[12..15] (80)


## HDMI DISCRETE/ UMA Co-lay




9/15



9/22




## HDMI CONN



HDMI CN\_CLK#  
HDMI CN\_CLK  
HDMI CN\_DATA0#  
HDMI CN\_DATA0

HDMI CN\_DATA1#  
HDMI CN\_DATA1  
HDMI CN\_DATA2#  
HDMI CN\_DATA2




<Core Design>


SSID = User.Interface

SSID = Thermal

Fan Connector




SATA HDD Connector



9/24

ODD Connector



<Core Design>




SSID = AUDIO


## Speaker Connector

Main 20.F0693.004  
SEC. 20.F0693.004

## LINE1 OUT





## MIC IN



## Internal Microphone

MIC1 is in DIP  
X01 0713



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry AMD Discrete/UMA**


Rev  
**A00**

Date: Thursday, March 04, 2010

Sheet 61 of 95


SSID = Flash.ROM

## SPI FLASH ROM (16M bits) for KBC



SSID = RBATT

## RTC Connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Flash/RTC**

Size  
A3

Document Number

**Berry AMD Discrete/UMA**

Rev

**A00**


Date: Thursday, March 04, 2010

Sheet 62 of 95

SSID = USB


## IO Board USB Power

Close to I/O connector



## CRT Board USB Power

Close to CRT Board connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB Power SW**

Size

Document Number

**Berry AMD Discrete/UMA**

Rev

**A00**

Date: Thursday, March 04, 2010

Sheet 63 of 95

(Blanking)

<Core Design>

|                                                                                       |                                                  |                                                                                                             |                   |
|---------------------------------------------------------------------------------------|--------------------------------------------------|-------------------------------------------------------------------------------------------------------------|-------------------|
|  |                                                  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                   |
| Title<br><b>Reserved</b>                                                              |                                                  |                                                                                                             |                   |
| Size<br>A4                                                                            | Document Number<br><b>Berry AMD Discrete/UMA</b> |                                                                                                             | Rev<br><b>A00</b> |
| Date: Thursday, March 04, 2010                                                        |                                                  | Sheet 64 of                                                                                                 | 95                |

(Blanking)

<Core Design>




Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
| A3    | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: | Thursday, March 04, 2010      | Sheet 65 of 95 |


Power LED(White)




SATA HDD LED(White)




Battery LED1(White)



Battery LED2(Amber)



Power button LED(White)



(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

|       |                               |                |
|-------|-------------------------------|----------------|
| Size  | Document Number               | Rev            |
| A3    | <b>Berry AMD Discrete/UMA</b> | <b>A00</b>     |
| Date: | Thursday, March 04, 2010      | Sheet 67 of 95 |

SSID = KBC


## Internal Keyboard Connector



20.K0524.030  
20.K0461.030


SSID = Touch.Pad

## TouchPad Connector



## KB Backlight Connector

0208-2




<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|       |                          |                     |          |
|-------|--------------------------|---------------------|----------|
| Title |                          | Key Board/Touch Pad |          |
| Size  | Document Number          | Rev                 |          |
| A3    | Berry AMD Discrete/UMA   | A00                 |          |
| Date: | Thursday, March 04, 2010 | Sheet               | 68 of 95 |

SSID = Hall.Sensor



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Effect Sensor**

Size  
A4

Document Number


**Berry AMD Discrete/UMA**

Rev  
**A00**

Date: Thursday, March 04, 2010

Sheet 69 of 95

SSID = Debug



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***Dubug connector***

Size  
A4

Document Number

***Berry AMD Discrete/UMA***

Rev  
***A00***

Date: Thursday, March 04, 2010

Sheet 70 of 95

(Blanking)

<Core Design>

|                                                                                       |                               |                                                                                                             |            |
|---------------------------------------------------------------------------------------|-------------------------------|-------------------------------------------------------------------------------------------------------------|------------|
|  |                               | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |            |
| Title                                                                                 |                               |                                                                                                             |            |
| <b>RESERVED</b>                                                                       |                               |                                                                                                             |            |
| Size                                                                                  | Document Number               |                                                                                                             | Rev        |
| A4                                                                                    | <b>Berry AMD Discrete/UMA</b> |                                                                                                             | <b>A00</b> |
| Date: Thursday, March 04, 2010                                                        |                               | Sheet                                                                                                       | 71 of 95   |

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Berry AMD Discrete/UMA**

Rev  
**A00**


Date: Thursday, March 04, 2010

Sheet 72 of 95

**RESERVED**

SSID = User.Interface

## Bluetooth Module conn.



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Bluetooth**

Size  
A3

Document Number  
**Berry**

Rev  
**A00**

Date: Thursday, March 04, 2010

Sheet 73 of 95

(Blanking)

<Core Design>



**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

**Berry AMD Discrete/UMA**

Date:

Thursday, March 04, 2010

Rev

**A00**

Reserved


Sheet 74 of 95

(Blanking)


<Core Design>

|                                                                                       |                                      |  |                                                                                                             |  |                   |
|---------------------------------------------------------------------------------------|--------------------------------------|--|-------------------------------------------------------------------------------------------------------------|--|-------------------|
|  |                                      |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |                   |
| Title                                                                                 |                                      |  |                                                                                                             |  |                   |
| <b><i>Reserved</i></b>                                                                |                                      |  |                                                                                                             |  |                   |
| Size                                                                                  | Document Number                      |  |                                                                                                             |  | Rev               |
| A4                                                                                    | <b><i>Berry AMD Discrete/UMA</i></b> |  |                                                                                                             |  | <b><i>A00</i></b> |
| Date: Thursday, March 04, 2010                                                        |                                      |  | Sheet 75 of 95                                                                                              |  |                   |

```
SSID = Int.Conn
```



0107-6



## <Core Design>



# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

| Title                                                                 | Author             | Year | Journal                            | Volume | Issue | Page    |
|-----------------------------------------------------------------------|--------------------|------|------------------------------------|--------|-------|---------|
| 1. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 1-15    |
| 2. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 16-30   |
| 3. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 31-45   |
| 4. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 46-60   |
| 5. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 61-75   |
| 6. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 76-90   |
| 7. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 91-105  |
| 8. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 106-120 |
| 9. The Effect of the 1997 Asian Financial Crisis on the U.S. Economy  | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 121-135 |
| 10. The Impact of the 1997 Asian Financial Crisis on the U.S. Economy | John H. Coatsworth | 1998 | Journal of International Economics | 50     | 1     | 136-150 |

## **IO Board Connector**

Size  
A4

Document Number


**Berry AMD Discrete/UMA**

|     |    |
|-----|----|
| Rev | AC |
|-----|----|


Date: Thursday, March 04, 2010

Sheet 76 of 95

SSID = Int.Conn




## 10/1 CRT Board Connector




### CRT RGB

Close to CRT Board CONN Filter design on CRT Board




### CRT DDCDATA & DDCCLK



### CRT Hsync & Vsync level shift


Close to CRT Board CONN



<Core Design>

SSID = SDIO

## Card Reader connector



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CARD Reader CONN**

Size  
A4


Document Number

**Berry AMD Discrete/UMA**


Rev  
**A00**

Date: Thursday, March 04, 2010


Sheet 78 of 95




## EMI Reserve




## EMI Reserve 1117-4




## 1118-2 RF Team Solution




## 0106-3 RF Team Solution



## 0108-1 EMC reserved





| CONFIGURATION STRAPS |                |                                                                                                                                            | RECOMMENDED SETTINGS<br>0= DO NOT INSTALL RESISTOR<br>1= INSTALL 3K RESISTOR<br>X = DESIGN DEPENDANT<br>NA = NOT APPLICABLE |                  |
|----------------------|----------------|--------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|------------------|
| STRAPS               | PIN            | DESCRIPTION OF DEFAULT SETTINGS                                                                                                            | RECOMMEND                                                                                                                   | PLATFORM SETTING |
| TX_PWRS_ENB          | GPIO0          | Transmitter Power Savings Enable<br>0: 50% Tx output swing 1: Full Tx output swing                                                         | X                                                                                                                           | 1                |
| TX_DEEMPH_EN         | GPIO1          | PCIE TRANSMITTER DE-EMPHASIS ENABLED<br>0:Tx de-emphasis disabled 1:Tx de-emphasis enabled                                                 | X                                                                                                                           | 1                |
| BIF_GEN2_EN_A        | GPIO2          | 0:Advertises the PCIe device as 2.5GT/s capable at power on.<br>1:Advertises the PCIe device as 5.0GT/s capable at power on.               | 0                                                                                                                           | 0                |
| GPIO5_AC_BATT        | GPIO5          | optional input allow the system to request a fast power reduction by setting GPIO5 to low.                                                 | ?                                                                                                                           | 0                |
| RESERVED             | GPIO8          | RESERVED                                                                                                                                   | 0                                                                                                                           | 0                |
| VGA_DIS              | GPIO9          | 0:VGA Controller capacity enabled<br>1:The device won't be recognized as the system's VGA controller                                       | 0                                                                                                                           | 0                |
| ROMIDCFG[2:0]        | GPIO[13:11]    | BIOS_ROM_EN=1, Config[2:0] defines the ROM type<br>BIOS_ROM_EN=0, Config[2:0] defines the primary memory aperture size                     | X X X                                                                                                                       | 0 0 1<br>(256MB) |
| RESERVED             | GPIO21         | RESERVED                                                                                                                                   | 0                                                                                                                           | 0                |
| BIOS_ROM_EN          | GPIO_22_ROMCSB | 0:Disable external BIOS ROM device<br>1:Enable external BIOS ROM device                                                                    | X                                                                                                                           | 0                |
| VIP_DEVICE_STRAP_EN  | V2SYNC         | VIP Device Strap Enable indicates to the software driver that it sense whether or not a VIP device is connected on the VIP Host interface. | X                                                                                                                           | 0                |
| RSVD                 | H2SYNC         | RESERVED                                                                                                                                   | 0                                                                                                                           | 0                |
| RSVD                 | GENERICC       | RESERVED                                                                                                                                   | 0                                                                                                                           | 0                |
| AUD[1]               | HSYNC          | AUD[1:0]:11-Audio for both DisplayPort and HDMI                                                                                            | X                                                                                                                           | 1                |
| AUD[0]               | VSYSN          |                                                                                                                                            | X                                                                                                                           | 1                |








Table with 2 columns: DVPDATA[0:3] and Description. Rows include 1000 (DDR3 Hynix-H5TQ1G63BFR-12C) and 0000 (DDR3 Samsung-K4W1G1646E-HC12).

DVPDATA[0:3] Default: Pull down








LVDS Interface




Clock Input Configuration - GDDR3/GDDR5
a) 27MHz crystal connected to XTALIN or XTALOUT or
b) 27MHz (1.8V) oscillator connected to XTALIN or
c) 27MHz (3.3V) oscillator connected to XO\_IN (Park, Madison, and Broadway only)











DIS\_Samsung\_M96/Mad

20090902

20090902




1120-3



DIS\_Samsung\_M96/Mad


20090902




<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



Title: **GPU-VRAM3,4 (2/4)**  
Size: A3 Document Number: **Berry** Rev: **A00**  
Date: Thursday, March 04, 2010 Sheet 86 of 95







**DIS\_Samsung**




**DIS\_Samsung**





## RT8208AGQW for +VCC\_GFX\_CORE



Change to RT8208B (Pin to Pin)

### Park Power Table

| PWRCNTL_0 | PWRCNTL_1 | +VCC_GFX_CORE |
|-----------|-----------|---------------|
| H         | H         | 0.9V          |
| L         | H         | 0.95V         |
| H         | L         | 1.05V         |
| L         | L         | 1.12V         |

PR8912=49.9KR  
64.44225.6DL

## <Core Design>

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**RT8208B +VCC GFXCORE**

Rev

**A**

Sheet 89 of 95

The schematic diagram illustrates the power supply circuitry for the TMS320C6701 evaluation board. It features two DC-DC converters:

- Converter 1 (Top):** A buck converter consisting of MOSFET Q9001 (Si2301CDS-T1-GE3-GP), diode DIS\_M96, and inductor R9001 (0R2J-2-GP). The input is +3.3V\_RUN, and the output is 3.3V\_ALW\_1.
- Converter 2 (Bottom):** A buck converter consisting of MOSFET Q9002 (2N7002EDW-GP), diode DIS\_M96, and inductor R9004 (80R2J-2-GP). The input is 3.3V\_RUN\_VGA\_1, and the output is 3.3V\_RUN\_VGA\_1.

Other components include resistors R9002 (100KR2J-1-GP) and R9004 (80R2J-2-GP), and capacitors C9001 and C9002. The output of Converter 1 is labeled 3.3V\_ALW\_1, and the output of Converter 2 is labeled 3.3V\_RUN\_VGA\_1. The schematic also shows the connection to the TMS320C6701 chip via pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100.

[illegible]

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

## DISCRETE VGA POWER

Size  
A


Document Number  
**Berry**

Rev  
**A00**

Date: Tuesday, March 09, 2010

Sheet 90 of 95

POWER SEQUENCE



## Change notes - Page 1

| VERSION | DATE  | ITEM | PAGE     | Modify List                                       | Issue Description                                   | OWNER     |
|---------|-------|------|----------|---------------------------------------------------|-----------------------------------------------------|-----------|
| X01     | 11/6  | 1    | 10       | Add C1002 10uF, C1007, EC1001 0.1uF, C1008 10pF.  | Insure signal quality.                              | EE        |
|         |       | 2    | 13       | Change R1314 to 4.7K.                             | Meet CRB.                                           | EE        |
|         |       | 3    | 51       | Swap PU5101 pin3, pin4.                           | Correct input voltage level.                        | EE        |
|         |       | 4    | 82       | Add R8210 0R.                                     | Reserve GPU clock input source.                     | EE        |
|         | 11/9  | 1    | 30       | Change C3014 to 2.2uF.                            | Reduce package size.                                | EE        |
|         |       | 2    | 69       | Change C6903 to 0.1uF.                            | Reduce package size.                                | EE        |
|         |       | 3    | 49       | Add PR4916 100KR.                                 | To prevent leakage in S3 status.                    | EE        |
|         | 11/10 | 1    | 18,19    | Change DIMM socket Part Number.                   | Request by ME.                                      | ME        |
|         |       | 2    | 37       | Add R3754 100KR.                                  | To detect leakage current.                          | EE        |
|         | 11/11 | 1    | 10       | Modify R1028 pull-up to +1.5V_RUN.                | Solve leakage in S3 status.                         | EE        |
|         | 11/12 | 1    | 20       | Change C2011 to 18pF, C2012 to 15pF.              | Set accurate clock frequency.                       | EE        |
|         |       | 2    | 37       | Add C3717 10pF.                                   | Stable singal level.                                | EE        |
|         |       | 3    | 57       | Delete RN5711, RN5705.                            | Redundant parts.                                    | EE        |
|         |       | 4    | 13       | Delete R1331, R1332, R1308.                       | Redundant parts.                                    | EE        |
|         |       | 5    | 77       | Add Pi-filter.                                    | Cure EMI.                                           | EMC       |
|         | 11/13 | 1    | 20       | Change X2001 P/N.                                 | Request by Sourcer.                                 | Sourcer   |
|         |       | 2    | 7        | Change R713 to 47R.                               | Fine tune damping.                                  | EE        |
|         |       | 3    | 82       | Add R8211 80.6R, R8220 150R.                      | Set a voltage divider to 1.8V level swing.          | EE        |
|         |       | 4    | 21       | Add R2133 1KR.                                    | For UMA VRAM vendor selection.                      | EE        |
|         | 11/16 | 1    | 22       | Delete RN2203 pin 4, pin 5 connection.            | Solve S5 leakage.                                   | EE        |
|         |       | 2    | 51       | Change PR5105 pull-up to +3.3V_RUN.               | Prevent leakage.                                    | EE        |
|         |       | 3    | 21       | Add C2103, C2104 0.1uF.                           | For signal stability.                               | EE        |
|         |       | 4    | 37       | Add C3718 0.1uF.                                  | For signal stability.                               | EE        |
|         |       | 5    | 41       | Add C4101, C4102 0.1uF.                           | For signal stability.                               | EE        |
|         |       | 6    | 49       | Add PC4923 0.1uF.                                 | For signal stability.                               | EE        |
|         |       | 7    | 66       | Add C6601, C6602 0.1uF.                           | For signal stability.                               | EE        |
|         |       | 8    | 77       | Add RN7713 150R.                                  | Move impedance matching resistor from CRT/B to M/B. | EMC       |
|         |       | 9    | 78       | Change CARDBD1 pin 2 link to PLTRST#_LAN_WAN.     | Change card reader chip to RTS5159 to solve EMI.    | EMC       |
|         | 11/17 | 1    | 30       | Add R3014, R3017, R3020 0R to link AGND and GND.  | Issue for pop noise when system boot.               | EE        |
|         |       | 2    | 42,48,50 | Merge 1.1V power solution on main board.          | Save components.                                    | EE, Power |
|         |       | 3    | 77       | Modify CRTBD1 pin define.                         | Relief EMI.                                         | EMC       |
|         |       | 4    | 79       | Add some decoupled capacitors.                    | Request by EMC.                                     | EMC       |
|         |       | 5    | 37       | Change R3737 to 33R, stuff C3715 10pF.            | Request by EMC.                                     | EMC       |
|         |       | 6    | 62,89    | Sutff EC6203 22pF, PC8911, PC8907 0.1uF.          | Request by EMC.                                     | EMC       |
|         |       | 7    | 45,46,47 | Stuff EC4502 0.1uF, PC4605, PC4609, PC4738 0.1uF. | Request by EMC.                                     | EMC       |

&lt;Core Design&gt;



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

## Change notes

Title

Size  
A3

Document Number

Berry AMD Discrete/UMA

Rev  
A00

Date: Thursday, March 04, 2010

Sheet 92 of 95

## Change notes - Page 2

| VERSION | DATE  | ITEM | PAGE           | Modify List                                            | Issue Description                                     | OWNER |
|---------|-------|------|----------------|--------------------------------------------------------|-------------------------------------------------------|-------|
| X01     | 11/17 | 8    | 9              | Delete R904.                                           | Remove redundant layout trace.                        | EE    |
|         | 11/18 | 1    | 81             | Swap R8105, C8103 location.                            | Meet CRB.                                             | EE    |
|         |       | 2    | 79             | Add some decoupled capacitor.                          | By RF team request.                                   | RF    |
|         |       | 3    | 49             | Change PR4903 to 620KR.                                | Change to common part.                                | Power |
|         | 11/19 | 1    | All            | Synchronize with DJ schematic.                         | Schematic standardlize.                               | EE    |
|         |       | 2    | 48             | Change P/N for PU4802, PU4803, PU4804, PU4805.         | Rquest by Power team                                  | Power |
|         |       | 3    | All            | Review all capacitors tolerance.                       | Total review for deratig.                             | EE    |
|         |       | 4    | 21             | Add RN2105 0R.                                         | Reserve to fine tune signal quality.                  | EE    |
|         |       | 5    | 21             | Change RN2101 to 4.7KR.                                | Fine tuned value for signal.                          | EA    |
|         |       | 6    | 37             | Add RN3705, R3755 0R.                                  | To isolate layout trace to DB1 connector.             | EA    |
|         |       | 7    | 49             | Change PC4908 to 2.2uF.                                | Changed by EA report.                                 | EA    |
|         | 11/20 | 1    | 54             | Modify R5408 connection.                               | To synchronize with DJ.                               | EE    |
|         |       | 2    | 57             | Add D7701.                                             | To prevent leakage from RGB monitor.                  | EE    |
|         |       | 3    | 86             | Add C8626 0.1uF.                                       | By EA report.                                         | EA    |
|         |       | 4    | 37             | Add R3756 10KR, C3720 0.1uF.                           | Synchronize with DJ.                                  | EE    |
|         |       | 5    | 37             | Delete RN3705, R3755.                                  | For more layout space.                                | EE    |
|         |       | 6    | 13             | Delete TP1303, TP1304.                                 | For more layout space.                                | EE    |
|         |       | 7    | 49             | Delete PR4905.                                         | For more layout space.                                | EE    |
|         |       | 8    | 89             | Add PC8918 0.1uF.                                      | Stable signal quality.                                | EE    |
|         | 11/24 | 1    | 46, 49         | Change PU4601, PU4901 Power components.                | Request by Power team.                                | Power |
|         | 11/25 | 1    | 46, 47, 49, 89 | Change power components.                               | Request by Power team.                                | Power |
|         | 11/29 | 1    | 10             | Change C1008 to 10pF.                                  | Fine tuned signal slew rate to meet specification.    | EE    |
|         |       | 2    | 30             | Change R3007 to 2.2KR.                                 | By FAE suggestion.                                    | EE    |
| X02     | 12/04 | 1    | 81             | Set BOM mark R8104, R8106, R8107, R8110, R8111, R8112. | Implement co-layout Madison and M96.                  | EE    |
|         |       | 2    | 82, 84         | Add R8407, R8408 0R.                                   | Implement co-layout Madison and M96.                  | EE    |
|         |       | 3    | 80             | Add R8016 10KR.                                        | Implement co-layout Madison and M96.                  | EE    |
|         |       | 4    | 83, 84         | Set BOM mark.                                          | Implement co-layout Madison and M96.                  | EE    |
|         |       | 5    | 83             | Add L8306, L8307, C8397, R8301, R8302, R8303.          | Implement co-layout Madison and M96.                  | EE    |
|         | 12/05 | 1    | 37             | Change R3756, C3720 connection.                        | Correct soft-start for EC power.                      | EE    |
|         | 12/08 | 1    | 90             | Set BOM mark.                                          | Implement co-layout Madison and M96.                  | EE    |
|         | 12/15 | 1    | 15             | Delete RN1501, Add G1501~G1504.                        | Synchronize with DJ and supply sufficient power rail. | EE    |
|         |       | 2    | 62             | Add R6207 100KR.                                       | Insure SPI Write-Protect pin signal level.            | EE    |
|         |       | 3    | 66             | Change C6602 net name.                                 | Correct signal name.                                  | EE    |
|         |       | 4    | 81             | Add R8122 1KR, RN8101 4.7KR.                           | Meet M96 schematic check list.                        | EE    |
|         |       | 5    | 82             | Swap CLK_VGA_27M_NSS and CLK_VGA_27M_SS connection.    | Solve external RGB display tremble issue.             | EE    |

&lt;Core Design&gt;



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number

Date: Thursday, March 04, 2010

## Change notes

Berry AMD Discrete/UMA

Sheet 93 of 95

Rev  
A00

| VERSION | DATE  | ITEM | PAGE     | Modify List                                           | Issue Description                                    | OWNER   |
|---------|-------|------|----------|-------------------------------------------------------|------------------------------------------------------|---------|
| X02     | 12/16 | 1    | 66       | Change R6605 to 0R.                                   | Assure power button level set to low.                | EE      |
|         |       | 2    | 37,76    | Add net "8103_GPO".                                   | Implement IAN DSM hardware function.                 | EE      |
|         | 12/17 | 1    | 37       | Add U3703.                                            | To solve SPI WP signal malfunction on EC.            | EE      |
|         | 12/18 | 1    | 82       | Add R8222 1MR.                                        | Assure crystal resonant clock stable.                | EE      |
|         |       | 2    | 81       | Set VRAM reset circuit.                               | Follow M96 reset circuit and reseve BOM option.      | EE      |
|         | 12/25 | 1    | 18       | Change TC1801 to 330uF, 2V tolerance.                 | Implement common part for 1.5V power rail.           | EE      |
|         |       | 2    | 46       | Change PR4603 to 127KR.                               | Set 5V current limitation.                           | Power   |
|         |       | 3    | 46       | Empty PR4618 and stuff PR4619.                        | Set Ultra-sonic mode to keep +15V_ALW voltage level. | Power   |
|         |       | 4    | 10       | Set RN1006 PU to +1.5V_SUS.                           | Follow AMD check list and cure +1.5V_RUN leakage.    | EE      |
|         |       | 5    | 62       | Change R6206 to 1KR.                                  | According to Safety request, verified OK.            | Safety  |
|         |       | 6    | 51       | Change PR5102 1KR, PR5106 8.2KR, PR5107 5.62KR.       | Set VDDR low voltage level to 0.9V.                  | EE      |
|         | 12/29 | 1    | 10,37    | Add Q1005, R1039, R1040.                              | Request by AMD to set CPU into HTC mode in DOS.      | EE      |
|         |       | 2    | 47       | Change PR4720 93.1KR, PR4721 24KR.                    | Set power OCP value.                                 | Power   |
|         | 12/31 | 1    | ALL      | Change some resistors as short-pad or resistor array. | Save component counts.                               | EE      |
|         |       | 2    | ALL      | Change some capacitors with smaller value or empty.   | Save component counts.                               | EE      |
|         | 01/04 | 1    | 15       | Change R1507,R1508,R1509,R1510,R1511 to bead.         | Filter power noise.                                  | EMC     |
|         | 01/05 | 1    | 7        | Combine R707,R721 as RN711.                           | For more layout space.                               | EE      |
|         |       | 2    | 81       | Delete TP8101,TP8102.                                 | Remove useless test point for more layout space.     | EE      |
|         |       | 3    | 7,80     | Delete R716,R8020, combine R8009,R8010 as RN8001.     | Redundant part.                                      | EE      |
|         |       | 4    | 37,39,41 | R3747,R4104 short pad, delete R3722,R3904.            | Redundant part.                                      | EE      |
|         |       | 5    | 46       | Change PR4620 as short pad.                           | Redundant part.                                      | EE      |
|         |       | 6    | 51       | Change PQ5101 with ESD protector.                     | Change to common part.                               | Power   |
|         |       | 7    | 54       | Empty R5405 and Stuff R5408.                          | Avoid LCD white panel.                               | EE      |
|         |       | 8    | 62       | Change R6205 to 0R.                                   | Already have one 1KR ahead.                          | EE      |
|         | 01/06 | 1    | 50       | Add PR5004 10KR and empty PR5002.                     | Avoid +1.1V_ALW leakage in South Bridge.             | EE      |
|         |       | 2    | 13       | Change R1342 to size 0603.                            | Synchronous schematic w/DJ.                          | EE      |
|         |       | 3    | 79       | Add R7921 and R7922.                                  | Reserved RF team solution.                           | RF      |
|         | 01/07 | 1    | 7        | Add RN712,C722,C723                                   | Reserve for SMBus signal quality tuning.             | EE      |
|         |       | 2    | 60       | Change EC6007,EC6008 to 0.01uF.                       | According FAE Request.                               | IDT FAE |
|         |       | 3    | 39       | Add Q3904.                                            | According thermal team request.                      | Thermal |
|         |       | 4    | 21,18    | Change location RN2105 to RN1801, add C1823,C1824.    | For SMBus signal quality fine tune.                  | EE      |
|         |       | 5    | 39,82,83 | Remove C3912,TP8301,TP8302,TP8213.                    | Remove dummy part for more layout space.             | EE      |
|         |       | 6    | 76       | Reserve C7601, C7602.                                 | Fine tune USB signal quality.                        | EE      |
|         | 01/08 | 1    | 79       | Reserve EC7925,EC7926,EC7927.                         | Reserve by EMC team.                                 | EMC     |
|         |       | 2    | 77       | Change RN7711 to 0R, L7701,L7702,L7703 to bead 22R.   | According EMC measurement result.                    | EMC     |

0108



<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change notes

Size  
A3

Document Number

Berry AMD Discrete/UMA

Rev

A00

Date: Thursday, March 04, 2010

Sheet 94 of 95

| VERSION | DATE  | ITEM | PAGE     | Modify List                                           | Issue Description                               | OWNER   |
|---------|-------|------|----------|-------------------------------------------------------|-------------------------------------------------|---------|
| X02     | 01/08 | 3    | 18, 19   | Add C1825,C1922.                                      | Reduce V_REF ripple by EA team result.          | EE      |
|         |       | 4    | 37       | Reserve C3721,C3722.                                  | Prevent signal cross talk.                      | EE      |
|         |       | 5    | ALL      | Change capacitors value and add C3723.                | Ensure signal quality.                          | EE      |
|         | 01/11 | 1    | 68       | Change KB1 P/N.                                       | According ME request.                           | ME      |
|         |       | 2    | 66       | Change R6601,R6602,R6604,R6606 to 1KR, R6603 to 470R. | Decrease LED brightness.                        | EE      |
|         | 01/12 | 1    | 37       | Add C3724, R3757.                                     | To set accurate current detection in EC.        | EE      |
|         |       | 2    | 10       | Add R1041 0R.                                         | Add 0R for level shift off.                     | EE      |
|         | 01/13 | 1    | 21,37    | Add C3725, C2105.                                     | Reserve for singal quality.                     | EE      |
|         | 01/14 | 1    | Power    | Modify power team componets.                          | Request by Power Team.                          | Power   |
|         |       | 2    | 7        | Change RN712 to 22R.                                  | Fine tuned damping resistor value.              | EE      |
| A00     | 02/08 | 1    | 66       | Reserve R6609, R6610 1KR.                             | Add for future LED brightness balance.          | EE      |
|         |       | 2    | 68       | Add keyboard back light circuit, remove R5403.        | Add for keyboard with back light module.        | EE      |
|         |       | 3    | 69       | Change HALLSW1 footprint for co-layout.               | Change for co-layout different kind of HALLSW1. | EE      |
|         |       | 4    | 77       | Add AFTP7701, AFTP7702, AFTP7703.                     | Add AFTP test point for factory test.           | EE      |
|         | 02/10 | 1    | Power    | Update Obsolete parts.                                | Update obsolete parts due to policy.            | Power   |
|         |       | 2    | 79       | Change HBT1 part number.                              | Change HBT1 part number to match ME EMN file.   | ME      |
|         |       | 3    | 47       | Add PTC4710.                                          | Add to solve board accoustic issue.             | EE      |
|         | 02/22 | 1    | 54       | Remove co-layout pad.                                 | As factory request.                             | EE      |
|         |       | 2    | 42       | Add C4217, C4401, C4402.                              | Ensure signal quality.                          | EE      |
|         |       | 3    | 48       | Delete Power Gap.                                     | Request by Power Team.                          | Power   |
|         | 02/23 | 1    | ALL      | Change to short pad.                                  | Change most of 0-ohm resistors to short pad.    | EE      |
|         | 02/24 | 1    | 7,68,79  | Reserve C724, C725, C6806, C6807, EC7928-EC7932.      | As EMC team request.                            | EMC     |
|         | 02/25 | 1    | 13       | Add TP1309.                                           | As factory requeset to add.                     | Factory |
|         |       | 2    | 7,68     | Rename EMC capacitor to EC704,EC705,EC6801,EC6802.    | Meet schematic standardization.                 | EE      |
|         |       | 3    | 49,89    | Change PR4913 to 3.9R, PR8905 to 6.98KR.              | PR4913 for snubber, PR8905 for OCP.             | Power   |
|         |       | 4    | 21       | Change R2133 to 0R.                                   | Set GPIO input level from 0.5V to 0V.           | EE      |
|         |       | 5    | 79       | Remove EC7928.                                        | Layout space limitation.                        | EE      |
|         | 02/26 | 1    | 39,42    | Empty R3906 and Change R4202 from 0R to 1KR.          | It is for solving T8 shutdown issue.            | EE      |
|         | 03/03 | 1    | 60       | Change SPK1 part number.                              | Request by ME.                                  | ME      |
|         | 03/05 | 1    | 20,24,37 | Empty R2029,R2404,R3751.                              | Saving unused components.                       | EE      |
|         | 03/08 | 1    | 48       | Stuff PU4803 and empty PU4804.                        | Place the H/S and L/S MOS at the same surface.  | Power   |
|         |       |      |          |                                                       |                                                 |         |
|         |       |      |          |                                                       |                                                 |         |
|         |       |      |          |                                                       |                                                 |         |

0308-1

<Core Design>

|                                                                                       |  |                                                                                                             |  |
|---------------------------------------------------------------------------------------|--|-------------------------------------------------------------------------------------------------------------|--|
|  |  | <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |  |
| Change notes                                                                          |  |                                                                                                             |  |
| Size<br>A3                                                                            |  | Document Number<br>Berry                                                                                    |  |
| Date: Monday, March 08, 2010                                                          |  | Sheet 95 of 95                                                                                              |  |