

Compal Confidential


Schematic Document

Crestline_GM/PM+NB8M-GS & ICH8M

2007 / 1 / 2 Rev:0.4

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Cover Sheet
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4121P	0.4
				Date: Thursday, January 10, 2008	Sheet 1 of 51

JAL30 UMA/Discrete



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Block Diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Date	Thursday, January 10, 2008
				Sheet	2 of 51
				Rev	0.4

Voltage Rails

0 MEANS ON

X MEANS OFF

State \ Power plane	+B	+3VALW		+5VS +3VS +1.8VS +1.25VS +CPU_CORE +VCCP	CLOCK
	0	0	0	0	0
S3	0	0		X	0
	0		X	X	0
S5 S4/ Battery only	0	X	X	X	X
	X	X	X	X	X

0 MEANS ON

X MEANS OFF

External PCI Devices

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD21	0	PIRQE/PIRQF/PIRQG

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b?	ADM1032	4D
EEPROM(24C16/02)	1010 000X b?		
(24C04)	1011 000Xb?		

ICH7 SM Bus address

Device	Address
Clock Generator (ICS ICS9LPR310)	1101 001Xb?
DDRII DIMM0	1001 000Xb?
DDRII DIMM2	1001 010Xb?

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID Table for AD channel

Vcc	3.3V +/- 5%
Ra / Rc	100K +/- 5%

Board ID	Rb / Rd	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V




BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	
3	
4	
5	
6	
7	

BTO Option Table

[illegible]


Security Classification	Compal Secret Data					
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Notes		
				Document Number		Rev
				LA-4121P		0.4
Date:	Thursday, January 10, 2008		Sheet	3	of	51



H_THRMTRIP# should connect to ICH8 and GMCH without T-ing (No stub)


```
PROCHOT# is not used ---> 56 ohms pull-up
CRB uses 1K ohms pull-up resistor to fix
PROCHOT# failure when driven by a thermal sensor
```

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title Merom(1/3)-AGTL+XDP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc Number	Rev	
				Customer	0.4	
				LA-4121P		
Date:	Thursday, January 10, 2008		Sheet	4	of	51




layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0




Close to CPU pin AD26 within 500mils.

Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.



Length match within 25 mils. The trace width/space/other is 20/7/25.




Close to CPU pin within 500mils.

High Frequency Decoupling 10uF 0805 X5R -> 85 degree.


A4	JP1D	VSS[001]	P6
A8	VSS[002]	VSS[082]	P21
A11	VSS[003]	VSS[083]	P24
A14	VSS[004]	VSS[084]	R2
A16	VSS[005]	VSS[085]	R5
A19	VSS[006]	VSS[086]	R22
A23	VSS[007]	VSS[087]	R25
A27	VSS[008]	VSS[088]	T1
B5	VSS[009]	VSS[089]	T4
B8	VSS[010]	VSS[090]	T23
B11	VSS[011]	VSS[091]	T26
B12	VSS[012]	VSS[092]	U3
B16	VSS[013]	VSS[093]	U6
B19	VSS[014]	VSS[094]	U21
B21	VSS[015]	VSS[095]	U24
B24	VSS[016]	VSS[096]	V2
C5	VSS[017]	VSS[097]	V25
C8	VSS[018]	VSS[098]	W1
C11	VSS[019]	VSS[099]	W4
C14	VSS[020]	VSS[100]	W23
C16	VSS[021]	VSS[101]	W26
C19	VSS[022]	VSS[102]	Y3
C2	VSS[023]	VSS[103]	Y6
C22	VSS[024]	VSS[104]	Y21
C25	VSS[025]	VSS[105]	Y24
D1	VSS[026]	VSS[106]	AA2
D4	VSS[027]	VSS[107]	AA5
D8	VSS[028]	VSS[108]	AA8
D11	VSS[029]	VSS[109]	AA11
D13	VSS[030]	VSS[110]	AA14
D16	VSS[031]	VSS[111]	AA16
D19	VSS[032]	VSS[112]	AA19
D23	VSS[033]	VSS[113]	AA22
D26	VSS[034]	VSS[114]	AA25
E3	VSS[035]	VSS[115]	AB1
E6	VSS[036]	VSS[116]	AB4
E8	VSS[037]	VSS[117]	AB8
E11	VSS[038]	VSS[118]	AB11
E14	VSS[039]	VSS[119]	AB13
E16	VSS[040]	VSS[120]	AB16
E19	VSS[041]	VSS[121]	AB19
E21	VSS[042]	VSS[122]	AB23
E24	VSS[043]	VSS[123]	AB26
F5	VSS[044]	VSS[124]	AC3
F8	VSS[045]	VSS[125]	AC6
F11	VSS[046]	VSS[126]	AC8
F13	VSS[047]	VSS[127]	AC11
F16	VSS[048]	VSS[128]	AC14
F19	VSS[049]	VSS[129]	AC16
F2	VSS[050]	VSS[130]	AC19
F22	VSS[051]	VSS[131]	AC21
F25	VSS[052]	VSS[132]	AC24
G4	VSS[053]	VSS[133]	AD2
G1	VSS[054]	VSS[134]	AD5
G23	VSS[055]	VSS[135]	AD8
G26	VSS[056]	VSS[136]	AD11
H3	VSS[057]	VSS[137]	AD13
H6	VSS[058]	VSS[138]	AD16
H21	VSS[059]	VSS[139]	AD19
H24	VSS[060]	VSS[140]	AD22
J2	VSS[061]	VSS[141]	AD25
J5	VSS[062]	VSS[142]	AE1
J22	VSS[063]	VSS[143]	AE4
J25	VSS[064]	VSS[144]	AE8
K1	VSS[065]	VSS[145]	AE11
K4	VSS[066]	VSS[146]	AE14
K23	VSS[067]	VSS[147]	AE16
K26	VSS[068]	VSS[148]	AE19
L3	VSS[069]	VSS[149]	AE23
L6	VSS[070]	VSS[150]	AE26
L21	VSS[071]	VSS[151]	A2
L24	VSS[072]	VSS[152]	AF6
M2	VSS[073]	VSS[153]	AF8
M5	VSS[074]	VSS[154]	AF11
M22	VSS[075]	VSS[155]	AF13
M25	VSS[076]	VSS[156]	AF16
N1	VSS[077]	VSS[157]	AF19
N4	VSS[078]	VSS[158]	AE21
N23	VSS[079]	VSS[159]	A25
N26	VSS[080]	VSS[160]	AF25
P3	VSS[081]	VSS[161]	
		VSS[162]	
		VSS[163]	

Place these caps inside
the CPU socket cavity.
(Left side on Top).




Place these caps inside
the CPU socket.
(Left side on Top).

Place these caps inside
the CPU socket cavity.
(Right side on Top side).




Place these caps inside
the CPU socket.
(Right side on Top).


Place these caps inside
the CPU socket cavity.
(Left side on Bottom).



Place these caps inside
the CPU socket cavity.
(Right side on Bottom).




Place these caps inside
the CPU socket.
(Left side on Top).




Place these caps inside
the CPU socket.
(Right side on Top side).

ESR <= 1.5m ohm
Capacitor > 880 uF

Place these outside of
socket cavity on L8
(North side Secondary)



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Merom(3/3)-GND&Bypass
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Date	Thursday, January 10, 2008
				Sheet	6 of 51
				Rev	0.4



layout note:

Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSB data traces


Layout Note:
H_RCOMP / H_VREF / H_SWNG
trace width and spacing is 10/20

Layout Note:
+DDR_MCH_REF
trace width and spacing is 20/20.

within 100 mils from NB


Near B3 pin

Security Classification				Compal Secret Data			
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title		CRESTLINE (1/6)-AGTL+/DMI/DDR2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	7	of	51



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	CRESTLINE(2/6)-DDR2 A/B CH
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.4	Document Number LA-4121P
				Date: Thursday, January 10, 2008	Sheet 8 of 51

For Crestline: 2.4kohm
For Calero: 1.5Kohm




For Crestline: 1.3kohm
For Calero: 255ohm

Note: CRT / TV-out should route to JP30 first then to the JP1 & JP2 on system side.

**PEGCOMP trace width
and spacing is 20/25 mils.**



















Strap Pin Table

CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation(Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
SDVO_CTRLDATA	0 = No SDVO Device Present *
	1 = SDVO Device Present
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) *
	1 = Reverse Lane
CFG20 (PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational. *
	1 = PCIE/SDVO are operating simu.





```
CFG[17:3] have internal pull up
CFG[19:18] have internal pull down
```

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	CRESTLINE(3/6)-VGA/LVDS/TV
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev
				LA-4121P	0.4
				Date: Thursday, January 10, 2008	Sheet 9 of 51



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-4121P
				Rev	0.4
				Date	Thursday, January 10, 2008
				Sheet	10 of 51








FSLC CLKSEL2	FSLB CLKSEL1	FSLA CLKSEL0	CPU MHz	SRC MHz	PCI MHz
0	1	0	200	100	33.3
0	1	1	166	100	33.3

FSB Frequency Setlet:



CPU Driven	Stuff	R1107	R1135	R1083				
* (Default)	No Stuff	R1074	R1086	R1098	R1113	R1128	R1139	
667MHz	Stuff	R1086	R1139	R1135	R1074	R1139	R1135	
	No Stuff	R1083	R1107	R1128				
		R1113	R1098					
800MHz	Stuff	R1135	R1139					
	No Stuff	R1083	R1086	R1098	R1128			
		R1074	R1107	R1113				






For ITP_EN, 0 = SRC8/SRC8#; 1 = ITP/ITP#

For 27_SEL, 0 = Enable DOT96 & SRC1,
1 = Enable SRC0 & 27MHz




For PCI2_EN, 0 = Overclocking of CPU and SRC Allowed
1 = Overclocking of CPU and SRC NOT allowed





Security Classification	Compal Secret Data			Compal Electronics, Inc. Clock Generator		
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	Document Number LA-4121P	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev 0.4	
				Date:	Thursday, January 10, 2008	Sheet 16 of 51





A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enble High= Default*








SATA HDD CONN



Close to ODD Conn




```

then SD_CSEL= Floating
else SD_CSEL= Low


```

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	HDD/CDROM			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc No.	Document Number			Rev
				Custid	LA-4121P			0.4
				Date:	Thursday, January 10, 2008		Sheet	21




Security Classification		Compal Secret Data	
Issued Date	2007/1/15	Deciphered Date	2008/1/15
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR PRODUCT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			


Compal Electronics, Inc.			
Broadcom BCM5787M			
Rev	Document Number	Rev	
1	LA-4121P	0.4	
Date:	Thursday, January 10, 2008	Sheet	22 of 51



HD Audio Codec



Reserved for TEST



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2007/1/15		Deciphered Date		2008/1/15		Title		Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Codex ALC268		Rev	
								LA-4121P		0.4	
Date		Thursday, January 10, 2008		Sheet		23		of		51	






Figure 1: Schematic diagram of the test setup for the JSPK1 device. The diagram shows four input lines (INTSPK R1, INTSPK R2, INTSPK L1, INTSPK L2) connected to the JSPK1 device. The device has two output lines (G2, G1) and a feedback line (JSPK1). The output lines are connected to a 6V source. The feedback line is connected to a 5V source. The device is connected to two diodes (D4, D5) which are connected to ground. The diodes are labeled PACDN042_SOT33 and PACDN042_SOT23-3-D.


[illegible]

The schematic shows the internal wiring of the audio output stage. Key components include:


- Input Stage:** HP_RIGHT and HP_LEFT signals pass through capacitors C357 and C358, then resistors R286 and R287, to the HP_INR and HP_INL pins of the TPA4411MRTJR.
- Mute Control:** The EAPD signal is connected to the HP_MUTE# pin via resistor R266. This signal is also connected to a logic gate U19 (NCT7S208P5X_NL_SC70-5), which controls the HP_MUTE# pin.
- Output Stage:** The TPA4411MRTJR's OUTR and OUTL pins drive the HP_OUTR and HP_OUTL signals.
- Power and Decoupling:** The chip is powered by +3VS and GND. Various decoupling capacitors (C357, C358, C375, C376, C361, C694, C693) are used for noise reduction and stability.

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Title	AMP/Audio Jack		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Docu- ment Number	Rev		
				LA-4121P	0.4		
				Date:	Thursday, January 10, 2008	Sheet	24 of 51


Express Card Power Switch




Express Card



Mini-Express Card---WLAN





Robson





Mini-Express Card---WWAN

Mini-Express Card---Bluetooth



Power Button



Regulator for ENE sensor




INT_KBD CONN.





For EMI

Function/B CONN.




Touch PAD/B CONN.































Security Classification	Compal Secret Data			Title	
Issued Date	2007/1/15	Deciphered Date	2008/1/15	Screws	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-4121P	0.4
Date: Thursday, January 10, 2008				Sheet	32 of 51










close to chipset





PCI_IOBAR	NB8M
0	Disable
1	Enable(Default)

BAR2_SIZE	NB8M
0	32Mb(Default)
1	16Mb










If External Spread Spectrum not stuff than stuff resistor



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2006/07/10				Deciphered Date			
2007/07/10				Title				NB8M-GS Main			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev				0.4			
Date:				Thursday, January 10, 2008				Sheet			
33				of				51			




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2006/07/10	Deciphered Date	2007/07/10	Title	NB8M-GS Memory	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number		Rev
				Custom		0.4
				Date:	Thursday, January 10, 2008	Sheet



Security Classification			Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/07/10	Deciphered Date	2007/07/10	Title	Document Number	NB8M-GS Power		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Date:	Thursday, January 10, 2008	Sheet 35 of 51




STRAPS	PIN	DESCRIPTION	Value	Value
SUB_VENDOR	MIOAD1	VB10S on card (pull high) VB10S with system BIOS* (pull down)	0	
PEX_PLL_TERM	MIOAD0		0	
PEX_CFG[2:0]	MIOAD[9,8,6]	Recommended for G7x	001	
RAM_CFG[3:0]	MIOAD[5:2]	RAM_CFG[3] (Bandwidth 0=Full, 1=Half)		
		RAM_CFG[2] (0=16M or 1=32M)		
		RAM_CFG[1:0] (Manufacture) (01=Sam, 10=Inf, 11=Hyn)		
PCI_DEVID[3:0]	VIPD[5:3] MIOA_HSYNC	G73M-xxxx8 G72M-0x01D8 NB8M-GS : 0X0427 NB8M-SE : 0X0428	0111 1000	
		G72MV-0x01D7 TBD/TBD	0111	





Bandwidth	RAM Type	Vendor
FULL R17	32M R11	Samsung R20, R19
HALF R12	16M R16	Hynix R18, R19
		Infineon R18, R21

Package		
(10*12.5)	Infineon GDDR2(400): SA00000S800 (HYB18T256161AFL-25)	Infineon GDDR2(350): SA00000T700 (HYB18T256161AF-28)
(11*13)	Samsung GDDR2 (400): SA00000FG10 (K4N56163QF-ZC25)	Samsung GDDR2 (350): SA00000TB00 (K4N56163QF-ZC2A)
(8*13)	Hynix GDDR2 (400): SA00000FF10 (HY5PS561621AFP-25)	Hynix GDDR2 (350): SA00000TJ00 (HY5PS561621AFP-28)




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2006/07/10	Deciphered Date	2007/07/10	Title	NB8M-GS GND & STRAP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Custom		0.4
				Date:	Thursday, January 10, 2008	Sheet 36 of 51





DDR2 BGA MEMORY





DDR2 BGA MEMORY












	Max.	typ.	Min.
L-->H	18.234	17.841	17.449
H-->L	17.597	17.210	16.813




Security Classification	Compal Secret Data			Title	
Issued Date	2006/10/1	Deciphered Date	2007/5/01	DCIN / Precharge	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	0.2
				Document Number	JAL30
				Date	Thursday, January 10, 2008
				Sheet	39 of 51


90W adapter
 $I_{charge} = (V_{srset}/V_{vdac}) * (0.1/PR34) = 3A$
 $I_{adapter} = (V_{vacset}/V_{vdac}) * (0.1/PR217) = 4.27A$
 Input OVP : 22.3V
 Input UVP : 17.26V
 Fsw : 300KHz






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/10/1	Deciphered Date	2007/05/30	Title +3VALWP, +5VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 0.2
Date: Thursday, January 10, 2008				Sheet 41	of 51









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/10/1	Deciphered Date	2007/05/30	Title	NB_CORE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Thursday, January 10, 2008
				Sheet	43 of 51
				Rev	0.11



Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2006/10/1		Deciphered Date		2007/05/30		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								+VGA_COREP		
								Size	Document Number	Rev
									JAL60	0.11
								Date:	Thursday, January 10, 2008	Sheet 44 of 51





Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2005/10/1	Deciphered Date	2007/05/30	Title	+1.25VSP / +0.9VSP/ +1.2VSP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Doc. Number	JAL30		Rev
				Custom	JAL30		0.2
				Date:	Thursday, January 10, 2008	Sheet	45



CPU

PH1 under CPU bottom side :
CPU thermal protection at 90 +-3 degree C
Recovery at 50 +-3 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2005/10/1	Deciphered Date	2007/05/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				JAL30	0.2
Date: Thursday, January 10, 2008				Sheet	47 of 51

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	41	+3VALWP/+5VALWP	07/11/19	COMPAL	When in the DC-mode , shut down the system ,5valwp output not turn off	ADD PQ76 to turn off 5VALWP wehn shut down the system in the DC-mode	
2	40	Charge	07/11/25	COMPAL	Change RTC circuitry part	del PD16 PC285 PL29 JRTC1	
3	40	Charge	07/11/25	COMPAL	change charge voltage can to adjust	ADD PR53 PR54	
4	40	Charge	07/11/25	COMPAL	increase Coin RTC battery circuitry	ADD PD2 PR1 PC1	
5	40	Charge	07/11/25	COMPAL	increase BQ24751 Vin Detector function	increase PR232	
6	40	Charge	07/12/26	COMPAL	change charge voltage can to adjust	Change PR53 from 15K to 4.3K	
7	42	1.5VSP/+VCCPP	07/12/26	COMPAL	adjust 1.5VSP/+VCCPP OCP set	Change PR271 PR276 PR278 PR282 from 9.09K to 12.1K	
8	43	1.8VP	07/12/26	COMPAL	adjust 1.8VP OCP set	Change PR347 from 12.1K to 16.5K	
9	44	VGA_CORE	07/12/26	COMPAL	adjust VGA_CORE OCP set	Change PR358 from 12.1K to 16.5K	
10	41	+3VALWP/+5VALWP	07/12/26	COMPAL	The schematic location doesn't correspond to PCBA	Change location from PQ76 to PQ74	
11	43	1.8VP	07/12/26	COMPAL	delete resistor 0ohm for HW request	DEL PR342	
12	44	VGA_CORE	07/12/26	COMPAL	delete resistor 0ohm for HW request	DEL PR354	
13	46	CPU_CORE	07/12/26	COMPAL	modify MOS type S08 to Power Pack for height limit	DEL PQ44 PQ48	
14	43	1.8VP	08/01/04	COMPAL	In order to replace IC for system request	ADD PU23 PR342	
15	44	VGA_CORE	08/01/04	COMPAL	In order to replace IC for system request	ADD PU24 PR354	
16	41	+3VALWP/+5VALWP	08/01/04	COMPAL	When in the DC-mode , shut down the system ,5valwp output not turn off	ADD PD16 to turn off 5VALWP wehn shut down the system in the DC-mode	
17	40	Charge	08/01/04	COMPAL	adjust battery charge voltage set	CHANGE PR53 from 15K to 4.3K	
18	40	Charge	08/01/04	COMPAL	VIN Detector has the same function	DEL PR230 PQ62	
19							
20			08/01/04	COMPAL	Increase Resistor on charge boot for EMI request	CHANGE PR220 PR286from 0 to 2.2 ohm	
21			08/01/04	COMPAL	Increase Capacitor on charge boot for EMI request	ADD PC123 PC133 PC231 PC237 PC309 PC310 PC311 PC313 PC312 PC314 PC293	
22			08/01/04	COMPAL	Increase Resistor on charge boot for EMI request	ADD PR158 PR168 PR285 PR281 PR346	
23			08/01/04	COMPAL	Increase Bead on charge boot for EMI request	ADD PL17 PL28	
24							
25							
26							
27							
28							
29							
30							
31							
32							

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	24	P24-Mini-Card/WWAN/Roboson	2007/2/3	Compal HW	LED1 Pin3 and Pin4 swap cause BATT_LOW_LED# no function.	Correct LED1 footprint to LED_HT-297UD-CB_4P	0.2 (SW1-13.3")
2	22	P22-Gigabit LAN(BCM5787M)	2007/2/3	Compal HW	+3VLAN voltage abnormally	Add Q46 for B+_BIAS turn on	0.2 (SW1-13.3")
3	19	P19-ICH8(3/4)_DMI,USB,GPIO,PCIE	2007/2/3	Compal HW	R121 no need for INTEL no reserve	Un mount R121	0.2 (SW1-13.3")
4	19	P22-Gigabit LAN(BCM5787M)	2007/2/13	Compal HW	Can't install MAC to EEPROM due to VCC 2.04V only	Change R4 to 0ohm or short R4.	0.2 (SW1-13.3")
5	29	P29-EC KB926/REED SW/TPM1.2	2007/3/1	Compal HW	KB matrix error by use AK1 KB circuit	Modify to SW1 KB pin define	0.2 (SW1-13.3")
6	27	P27-CardBus/R5C803	2007/3/1	Compal HW	CB_PME# pull high of two kind power plan (+3V & +3V_SB)	Un-mount R419	0.2 (SW1-13.3")
7	32	P32-DC/DC Interface	2007/5/11	Compal HW	No VGAPOWERGOOD for turn on +1.8VS	Add pull hish +3VS for VGA_PWGOD	0.2
8	11	P11-CRESTLINE(5/6)-PWR/GND	2007/5/11	Compal HW	VCCP no power	Remove C140(0 ohm in VGA BOM)	
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							
24	4						
25							
26							
27							
28							
29							
30							
31							
32							

JAL30 Power Bock

