

Winery13 CALPELLA DIS N11M-GE1 Schematics

uFCPGA Mobile Arrandale

Intel Ibex Peak-M

2010-01-13

REV : A00

DY : Nopop Component

UMA : Pop when schematic is UMA

DIS : Pop when schematic is DIS

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page	
Size	Document Number	Rev		
Custom	Winery13 MB DIS	A00		
Date: Wednesday, January 13, 2010		Sheet	1	of 88

Winery CALPELLA Block Diagram

PCB LAYER

L1: Top
L2: GND
L3: Signal
L4: Signal
L5: VCC
L6: Signal
L7: GND
L8: Bottom

Clock Generator
SLG8SP585

Nvidia
N11M-GE1(40nm)
80, 81, 82, 83

Intel CPU

Arrandale

Project code : 91.4EX01.001
Part Number : 48.4EX01.001
PCB P/N : 09288
Revision : A00

CPU DC/DC
ISL62883 47, 48

INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE

SYSTEM DC/DC
RT8205B 46

INPUTS	OUTPUTS
+PWR_SRC	+15V_ALW +3.3V_RTC_LDO +5V_ALW +3.3V_ALW

SYSTEM DC/DC
TPS51116 50

INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS +0.75V_DDR_VTT +V_DDR_REF

SYSTEM DC/DC
ADP3211 53

INPUTS	OUTPUTS
+PWR_SRC	+CPU_GFXCORE

SYSTEM DC/DC
TPS51218 86

INPUTS	OUTPUTS
+PWR_SRC	+VCC_GFX_CORE

CHARGER
BQ24745 45

INPUTS	OUTPUTS
+DC_IN +PBATT	+PWR_SRC

SYSTEM DC/DC
TPS51218 49

INPUTS	OUTPUTS
+PWR_SRC	+1.05V_VTT

LDO
API 5930 51

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN


LDO
RT9025 51

INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN_GPU


1st Samsung

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
Block Diagram			
Size	Document Number		Rev
Custom	Winery13 MB DIS		A0
Date: Wednesday, January 13, 2010		Sheet 2 of	88




PCH SMBus Block Diagram




KBC SMBus Block Diagram




Switchable Graphic SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



A B

PCB Strapping Calpella Schematic Checklist Rev1.6

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor. Intel suggest 1K resistor (Fonseca)
INIT3_3V#	Internal pull-up. Leave as "No Connect"
GNT3#/GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode Note: Connect to ground with 4.7-kΩ weak pull-down resistor. CRB uses a 1 kΩ; do not stuff resistor.
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled Note: CRB uses a 330-kΩ resistor.
GNT0#, GNT1#	Default (SPI): Leave both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor. Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating.
GNT2#/GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
SPI_MOSI	Enable Intel Anti-Theft Technology:Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Intel Anti-Theft Technology:Left floating, no pull-down required.
NV_ALE	Enable Intel Anti-Theft Technology:Connect to +NVRAM_Vccq with 8.2-kΩ weak pull-up resistor.[CRB has it pulled up with 1-kΩ no-stuff resistor] Disable Intel Anti-Theft Technology:Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0)- Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1)-Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note:CRB recommends 1-kΩ pull-down for FD Override. There is an internal pull-up of 20 kΩ for HDA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (0)-Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1)-Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note: This is an unmuxed signal. This signal has a weak internal pull-down of 20 KΩ which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kΩ pull-up on this signal to +3.3VA rail.
GPIO8	Weak internal pull-up. Do not pull low. Sampled at rising edge of RSMRST#.
GPIO27	Default = Do not connect (floating). Internal pull-up. High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

C D E

Processor Strapping Calpella Schematic Checklist Rev1.6

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1

PCIE Routing

LANE1	Card reader
LANE2	MiniCard WLAN
LANE3	LAN
LANE4	MiniCard WWAN
LANE5	New Card

USB Table

USB	
Pair	Device
0	USB1
1	USB for ESATA
2	USB2
3	RESERVE
4	WLAN
5	WWAN
6	RESERVED (Not available for HM55)
7	RESERVED (Not available for HM55)
8	BLUETOOTH
9	Card Reader
10	Biometric
11	CAMERA
12	New Card
13	RESERVED

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size Custom

Document Number

Rev


Winery13 MB DIS

A00

Date: Wednesday, January 13, 2010


Sheet 6 of 88

SSID = CPU




It applies to Arrandale and Clarksfield discrete graphic designs.


1st Samsung			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
		CPU (PCI/DMI/FDI) Winery13 MB DIS	
Size	Document Number		Rev
			A00
Date:	Wednesday, January 13, 2010	Sheet	88 of 88




SSID = CPU




SSID = CPU



PCI-Express Configuration Select	
CFG0	1:Single PEG 0:Bifurcation enabled



CFG3 - PCI-Express Static Lane Reversal	
CFG3	1 :Normal Operation 0 :Lane Numbers Reversed 15 -> 0, 14 -> 1, ...



CFG4 - Display Port Presence	
CFG4	1:Disabled; No Physical Display Port attached to Embedded Display Port 0:Enabled; An external Display Port device is connected to the Embedded Display Port

Calpella Platform Design Guide
Revision 1.6

4.8.3.1 LVDS Switching

Switchable GFX, just like integrated GFX only, to enable LVDS it is required that the OEM set the LDVS (L_DDC_DATA) strap to present (pulled up) and the eDP strap (CFG[4]) to disabled (not pulled down).

4.8.3.2 eDP Switching

eDP for Switchable GFX can only be driven out of Port D of PCH. To configure Port D for embedded DP it is required to set the `DDPD_CTRLDATA` strap high to 3.3V Core rail through 2.2 k Ω $\pm$ 5% resistor, `LVDS (L_DDC_DATA)` strap as no connect and the eDP strap `CFG[4]` as no connect.


Page 482,486

DW

07/02 Added
1.Added display Switchable strap commentariat

DW30 Only support Arrandale,
CFG7 no need pull down

CFG7(Reserved) - Temporarily used for early Clarkfield samples.	
CFG7	Clarkfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor. Note: Only temporary for early CFD sample (PGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common M/B design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.



1st Samsung




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RESERVED)			
Size	Document Number	Rev	
	Winery13 MB DIS	A00	
Date:	Wednesday, January 13, 2010	Sheet 11 of	88

SSID = CPU

PROCESSOR CORE POWER

48A (Arburdale)



SC-1207-1
pop C1243 and change size to 0603 for EMI

CPU1F

6 OF 9

CLARKSFIELD

1.1V RAIL POWER

CPU CORE SUPPLY





POWER

CPU VIDS

SENSE LINES

CLARKUNF



18A



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail Values are
Arrandale VTT=1.05V;
Clarkfield VTT=1.1V
H_VTTVID1 = Low, 1.1V
H_VTTVID1 = High, 1.05V

SA
07/01 Check
1. DPRSLPVR ??





1st Samsung



Title			CPU (VCC_CORE)		
Size	Document Number	Rev	Winery13 MB DIS		
Date: Wednesday, January 13, 2010	Sheet 12	of 88	A00		


SSID = CPU



NCVF TEST PIN:
A35, AT1, AT35, B1, A3, A33, A34,
AP1, AP35, AR1, AR35, AT2, AT3,
AT33, AT34, C1, C35, B35

NCVF

VSS_NCTF#A35
VSS_NCTF#AT1
VSS_NCTF#AT35
VSS_NCTF#B1
VSS_NCTF#B3
VSS_NCTF#A33
VSS_NCTF#A34
VSS_NCTF#AP1
VSS_NCTF#AP35
VSS_NCTF#AR1
VSS_NCTF#AR35
VSS_NCTF#AT2
VSS_NCTF#AT3
VSS_NCTF#AT33
VSS_NCTF#AT34
VSS_NCTF#C1
VSS_NCTF#C35
VSS_NCTF#B35



1st Samsung

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU (VSS)**

Size Document Number **Winery13 MB DIS** Rev **A00**

Date: Wednesday, January 13, 2010 Sheet 14 of 88

(Blanking)

1st Samsung



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Winery13 MB DIS	A00

Date: Wednesday, January 13, 2010	Sheet 15 of 88
-----------------------------------	----------------

(Blanking)

1st Samsung



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Winery13 MB DIS

Date: Wednesday, January 13, 2010

Rev

A00

Reserved

Sheet 16 of 88

(Blank)

1st Samsung

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Winery13 MB DIS		Rev A00
Date: Wednesday, January 13, 2010		Sheet 17 of 88	

SSID = MEMORY







[10] M_A_DQS#[7..0] << >> _____

[10] M_A_DQ[63..0] << >> _____

[10] M_A_DM[7..0] << >> _____

[10] M_A_DQS[7..0] << >> _____

[10] M_A_A[15..0] << >> _____




DW

07/02 Reserve

1.Added SA0_DM1 pull-up resistor





07/07

2.Reserve pull-hi,io resistor



SSID = MEMORY

[10] M_B_DQS#[7..0] <<>
 [10] M_B_DQ[63..0] <<>
 [10] M_B_DM[7..0] <<>
 [10] M_B_DQS[7..0] <<>
 [10] M_B_A[15..0] <<>



[10] M_B_BS2 >>>
 [10] M_B_BS0 >>>
 [10] M_B_BS1 >>>

M_B_A0	98	A0
M_B_A1	97	A1
M_B_A2	96	A2
M_B_A3	95	A3
M_B_A4	94	A4
M_B_A5	93	A5
M_B_A6	92	A6
M_B_A7	91	A7
M_B_A8	90	A8
M_B_A9	89	A9
M_B_A10	88	A10/AP
M_B_A11	87	A11
M_B_A12	86	A12
M_B_A13	85	A13
M_B_A14	84	A14
M_B_A15	83	A15
M_B_BS2	82	A16/BA2
M_B_BS0	81	BA0
M_B_BS1	80	BA1
M_B_DQ0	79	DQ0
M_B_DQ1	78	DQ1
M_B_DQ2	77	DQ2
M_B_DQ3	76	DQ3
M_B_DQ4	75	DQ4
M_B_DQ5	74	DQ5
M_B_DQ6	73	DQ6
M_B_DQ7	72	DQ7
M_B_DQ8	71	DQ8
M_B_DQ9	70	DQ9
M_B_DQ10	69	DQ10
M_B_DQ11	68	DQ11
M_B_DQ12	67	DQ12
M_B_DQ13	66	DQ13
M_B_DQ14	65	DQ14
M_B_DQ15	64	DQ15
M_B_DQ16	63	DQ16
M_B_DQ17	62	DQ17
M_B_DQ18	61	DQ18
M_B_DQ19	60	DQ19
M_B_DQ20	59	DQ20
M_B_DQ21	58	DQ21
M_B_DQ22	57	DQ22
M_B_DQ23	56	DQ23
M_B_DQ24	55	DQ24
M_B_DQ25	54	DQ25
M_B_DQ26	53	DQ26
M_B_DQ27	52	DQ27
M_B_DQ28	51	DQ28
M_B_DQ29	50	DQ29
M_B_DQ30	49	DQ30
M_B_DQ31	48	DQ31
M_B_DQ32	47	DQ32
M_B_DQ33	46	DQ33
M_B_DQ34	45	DQ34
M_B_DQ35	44	DQ35
M_B_DQ36	43	DQ36
M_B_DQ37	42	DQ37
M_B_DQ38	41	DQ38
M_B_DQ39	40	DQ39
M_B_DQ40	39	DQ40
M_B_DQ41	38	DQ41
M_B_DQ42	37	DQ42
M_B_DQ43	36	DQ43
M_B_DQ44	35	DQ44
M_B_DQ45	34	DQ45
M_B_DQ46	33	DQ46
M_B_DQ47	32	DQ47
M_B_DQ48	31	DQ48
M_B_DQ49	30	DQ49
M_B_DQ50	29	DQ50
M_B_DQ51	28	DQ51
M_B_DQ52	27	DQ52
M_B_DQ53	26	DQ53
M_B_DQ54	25	DQ54
M_B_DQ55	24	DQ55
M_B_DQ56	23	DQ56
M_B_DQ57	22	DQ57
M_B_DQ58	21	DQ58
M_B_DQ59	20	DQ59
M_B_DQ60	19	DQ60
M_B_DQ61	18	DQ61
M_B_DQ62	17	DQ62
M_B_DQ63	16	DQ63
M_B_DQS#0	15	DQS#0
M_B_DQS#1	14	DQS#1
M_B_DQS#2	13	DQS#2
M_B_DQS#3	12	DQS#3
M_B_DQS#4	11	DQS#4
M_B_DQS#5	10	DQS#5
M_B_DQS#6	9	DQS#6
M_B_DQS#7	8	DQS#7
M_B_DQS#0	7	DQS#0
M_B_DQS#1	6	DQS#1
M_B_DQS#2	5	DQS#2
M_B_DQS#3	4	DQS#3
M_B_DQS#4	3	DQS#4
M_B_DQS#5	2	DQS#5
M_B_DQS#6	1	DQS#6
M_B_DQS#7	0	DQS#7

[10] M_ODT2 >>>
 [10] M_ODT3 >>>


[9,18] DDR3_DRAMRST# >>>
 +0.75V_DDR_VTT

DDR3-204P-24-GP


Change CONN
2009/06/01


Height 9.2mm

NP1	NP1	M_B_RAS# [10]
NP2	NP2	M_B_WE# [10]
RAS#	110	M_B_CAS# [10]
WE#	113	M_CS# [10]
CAS#	115	M_CS# [10]
CS0#	114	M_CKE2 [10]
CS1#	121	M_CKE3 [10]
CKE0	73	M_CLK_DDR2 [10]
CKE1	74	M_CLK_DDR#2 [10]
CK0	101	M_CLK_DDR3 [10]
CK0#	103	M_CLK_DDR#3 [10]
CK1	102	M_CLK_DDR#3 [10]
CK1#	104	M_CLK_DDR#3 [10]
DM0	11	M_B_DM0
DM1	28	M_B_DM1
DM2	46	M_B_DM2
DM3	63	M_B_DM3
DM4	136	M_B_DM4
DM5	153	M_B_DM5
DM6	170	M_B_DM6
DM7	187	M_B_DM7
SDA	200	PCH_SMBDATA [7,18,23,40,64,76]
SCL	202	PCH_SMBCLK [7,18,23,40,64,76]
EVENT#	198	PM_EXTTS#1 [9]
VDDSPD	199	
SA0	197	SA0_DM2
SA1	201	SA1_DM2
NC#1	77	
NC#2	122	
NC#TEST	125	
VDD1	75	
VDD2	76	
VDD3	81	
VDD4	82	
VDD5	87	
VDD6	88	
VDD7	93	
VDD8	94	
VDD9	99	
VDD10	100	
VDD11	105	
VDD12	106	
VDD13	111	
VDD14	112	
VDD15	117	
VDD16	118	
VDD17	123	
VDD18	124	
VSS	2	
VSS	3	
VSS	8	
VSS	9	
VSS	13	
VSS	14	
VSS	19	
VSS	20	
VSS	25	
VSS	26	
VSS	31	
VSS	32	
VSS	37	
VSS	38	
VSS	43	
VSS	44	
VSS	48	
VSS	49	
VSS	54	
VSS	55	
VSS	60	
VSS	61	
VSS	65	
VSS	66	
VSS	71	
VSS	72	
VSS	127	
VSS	128	
VSS	133	
VSS	134	
VSS	138	
VSS	139	
VSS	144	
VSS	145	
VSS	150	
VSS	151	
VSS	155	
VSS	156	
VSS	161	
VSS	162	
VSS	167	
VSS	168	
VSS	172	
VSS	173	
VSS	179	
VSS	184	
VSS	185	
VSS	189	
VSS	190	
VSS	195	
VSS	196	
VSS	205	
VSS	206	
VREF_CA	126	
VREF_DO	1	
RESET#	30	
VTT1	203	
VTT2	204	




Note:
 If SA0_DIM0 = 0, SA1_DIM0 = 0
 S0-DIMMA SPD Address is 0xA0
 If SA0_DIM0 = 1, SA1_DIM0 = 0
 S0-DIMMA SPD Address is 0xA2
 If SA0_DIM0 = 0, SA1_DIM0 = 1
 S0-DIMMA SPD Address is 0xA4






SSID = PCH



SSID = PCH



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

PCH (POWER1)

Size	Document Number
------	-----------------


Winery13 MB DIS

Rev	
-----	--

Date: Wednesday, January 13, 2010

Sheet 26 of 88

SSID = PCH




1st Samsung

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **PCH (POWER2)**
Size Document Number Rev **A00**
Date: Wednesday, January 13, 2010 Sheet 27 of 88
Winery13 MB DIS

SSID = PCH



1st Samsung

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size: Document Number: **Winery13 MB DIS** Rev: **A00**

Date: Wednesday, January 13, 2010 Sheet 28 of 88

(Blank)

1st Samsung



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Winery13 MB DIS		Rev A00
Date: Wednesday, January 13, 2010		Sheet 29 of 88	

(Blank)

1st Samsung

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Winery13 MB DIS		Rev A00
Date: Wednesday, January 13, 2010		Sheet 31 of 88	

SSID = SDIO



1st Samsung

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title **CardReader/RTS5138**

Size Custom Document Number **Winery13 MB DIS** Rev **A00**

Date: Wednesday, January 13, 2010 Sheet 32 of 88

SSID = SDIO

SD/MMC/MMC+ Card Reader



SSID = 1394

Remove 1394

1st Samsung

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CARD READER CONN
Size A3 Document Number
Winery13 MB DIS Rev
A00
Date: Wednesday, January 13, 2010 Sheet 33 of 88

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

(Reserve)

Size A3	Document Number Winery13 MB DIS	Rev A00
------------	---	-------------------


Date: Wednesday, January 13, 2010	Sheet 35 of 88
-----------------------------------	----------------

SSID = User.Interface



1st Samsung

SSID = KBC



(Blank)


1st Samsung

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size	Document Number		Rev
Custom	Winery13 MB DIS		A00
Date:	Wednesday, January 13, 2010		Sheet 38 of 88

SSID = Thermal


1. WWAN

1ST: 84.03904.P11
2ND: 84.03904.T11



Layout notice:
H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil


2. GPU Sensor



DW
07/23 Removed
1. Removed SYSTEM Sensor Critical

3. CPU Sensor

Layout notice :
Both VGA_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing.




3.HW T8 sensor (CPU)


Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.

32K suspend clock output


1ST: 84.2N702.E31
2ND: 84.2N702.D31




DW
07/10 Del
1. Not reserve S5 power source rail for EMC2102 ??




GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled




GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale



EMC2102




1ST: 74.02102.A73
2ND: 74.07922.0B3



1ST: 84.2N702.E31
2ND: 84.2N702.D31

GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected




DW
07/28 Removed
1. Removed U3902 AND gate.

1st Samsung

SSID = User.Interface

Free Fall Sensor



Note
(1) Keep all signals are the same trace width. (included VDD, GND).
(2) No VIA under IC bottom.

1st Samsung

(Blank)

1st Samsung



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


(Reserve)

Size	Document Number	Rev
Custom	Winery13 MB DIS	A00


Date: Wednesday, January 13, 2010

Sheet 41 of 88


SSID = Reset.Suspend



Remove +3.3V_DELAY power rail 2009/05/25




SSID = DCIN





1st Samsung

SSID = BATT


Batt Connector



1ST: 20.80962.009
2ND: 20.81283.009




SSID = PWR.Plane.Regulator_3V/5V




TONSEL	CH1	CH2	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
GND	200kHz	265kHz	Operating Mode	OOA Auto Skip	Auto Skip	PWM only
VREF	245kHz	305kHz				
VREG3	300kHz	375kHz				
VREG5	365kHz	460kHz				
EN0	Open	820kΩ to GND	Operating Mode	enable both LDOs, VCLK off and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

1st Samsung

SSID = PWR.Plane.Regulator_CPU Core



Intel support POC (power on current).



1st Samsung




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	ISL62883_CPU_CORE_1/2
-------	------------------------------


Size Custom	Document Number Winery13 MB DIS	Rev A00
Date: Wednesday, January 13, 2010	Sheet 47 of 88	

Date: Wednesday, January 13, 2010 Sheet 47 of 88

SSID = PWR.Plane.Regulator_CPU Core



DIS (Auburndale)
Design Current = 34A
Peak Current=48A
57.6A<OCP< 67.2A




I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36UH ETQP4LR36WFC PANASONIC 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D221E7 6mOhm 3.0Arms Panasonic/79.33719.20L
O/P cap: 220U 2V EEFSX0D331XE 7mOhm 3.4Arms Panasonic/79.22719.90L
H/S: SiR474DP/ POWERPAK-8/ 10mOhm/12mOhm @4.5Vgs/ 84.00474.037
L/S: Si17170DP/ POWERPAK-8/ 3.6mOhm/4.3mOhm@4.5Vgs/ 84.07170.037
Freq=300KHz@PER PHASE

1st Samsung

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title ISL62883_CPU_CORE_2/2			
Size	Document Number	Rev	
Custom	Winery13 MB DIS	A00	
Date: Wednesday, January 13, 2010	Sheet 48	of 88	

```
SSID = PWR.Plane.Regulator_1D05V_VTT
```

TPS51218 for +1.05V_VTT



Frequency setting	
470K	-->290KHz
200K	-->340KHz
100K	-->380KHz
39K	-->430KHz



I/P cap: 10u 25V K1206 X5R/ 78.10622.52L
Inductor: 0.56uH PCCM104T-R56Mn Cynotec DCR:1.8mohm Isat=25Arms 68.R5610.10D
O/P cap: 330u 2.5V EEF504D0331ER 90mOhm 3Arms PANASONIC/ 79.33719.L01
H/S: S1S406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @ 4.5Vgs/ 84.00406.037
L/S: S1S402DN/ POWERPAK-8/ 6.4mOhm/8mohm/4.5Vgs/ 84.00402.037

1st Samsung



Title			
TPS51218 +1.05V VTT			
Size	Document Number	Rev	
Custom	Winery13 MB DIS	A00	
Date:	Wednesday, January 13, 2010	Sheet	49 of 88

```
SSID = PWR.Plane.Regulator_1D5V/0D75V
```




1st Samsung




Title			
TPS51116 +1.5V SUS			
Size	Document Number		Rev
Custom	Winery13 MB DIS		A00
Date:	Wednesday, January 13, 2010	Sheet 50 of	88

SSID = PWR.Plane.Regulator_1D8V

APL5930 for +1.8V_RUN




RT9025 for +1.8V_RUN_GPU



1st Samsung

```
SSID = PWR.Plane.Switch_1D5V CPU
```


SB-1020-1
DY R5215, R5222, R5223; POP R5221, C5210, R5226, R5210, Q5203, R5211.



Calpella Platform S3 Power Reduction Platform
S3 Power Reduction CRB Implementation
Design Details

Revision 0.1


+1.5V_CPU:



DW

07/20 corrected

1. Removed C5288
2. Removed Q5207, R5225, R5220 to save more part counts



1st Samsung




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>DC to DC 1D5V</i>
-------	-----------------------------

Size Custom	Document Number Winery13 MB DIS	Rev A00
Date: Wednesday, January 13, 2010	Sheet 52 of 88	

```
SSID = CPU.GFX.Regulator
```



1st Samsung



Title			
ADP3211 CPU GFXCORE			
Size	Document Number		Rev
Custom	Winery13 MB DIS		A00
Date: Wednesday, January 13, 2010		Sheet 53 of 88	

SSID = VIDEO

Close PCH

Close GPU

DW


07/07 Added
1. Added LVDS DDC CLK/DAT Pull Hi

[20] L_DDC_DATA
[20] L_DDC_CLK

[81] LDDC_DATA
[81] LDDC_CLK

UMA/DIS LVDS DDC CLK/DAT select circuit

H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)



[21,55] EDID_SELECT# >>> EDID_SELECT#

[81] LDDC_CLK
[20] L_DDC_CLK

LDDC_DATA_CON
LDDC_CLK_CON

EV @ LVDS side

+PWR_SRC_LCD

EC5404

SCD1U50V3KX-1GP

+LCDVDD

C5402

SCD1U10V2KX-4GP

+3.3V_RUN

R5410

10KR2J-3-GP

LCD_BRIGHTNESS

R5404

23R2J-2-GP

+3.3V_RUN

LCD_BRIGHTNESS

R5406

100R2J-2-GP

BLON_OUT_R

R5413

100R2J-2-GP

LCD_TST L

LDDC_CLK_CON

LCD_DET G

LCD_CBL_DET#

LCD_CBL_DET# [25]

VGA_TXAOUT0-

VGA_TXAOUT0+

VGA_TXAOUT1-

VGA_TXAOUT1+

VGA_TXAOUT2-

VGA_TXAOUT2+

VGA_TXAOUT3-

VGA_TXAOUT3+

VGA_TXAOUT4-

VGA_TXAOUT4+

VGA_TXAOUT5-

VGA_TXAOUT5+

VGA_TXAOUT6-

VGA_TXAOUT6+

VGA_TXAOUT7-

VGA_TXAOUT7+

VGA_TXAOUT8-

VGA_TXAOUT8+

VGA_TXAOUT9-

VGA_TXAOUT9+


VGA_TXAOUT10-

VGA_TXAOUT10+

1ST: 20.F1555.030

2ND:

UMA/DIS LVDS PWM select circuit



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

LCD_BRIGHTNESS

LCD_TST

EC5402

SC33P50V2JN-3GP

EC5401

SC33P50V2JN-3GP

For EMI request


BLON_OUT_R

R5407

10KR2J-3-GP

SSID = Inverter


INVERTER POWER



SSID = VIDEO

LCD POWER


SC-1125-2
add mux U5446 to select LCDVDD enable signal



DGPU_SELECT# :

H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

[81] LCDVDD_EN_GPU <<<
[20] LCDVDD_EN_PCH <<<








1st Samsung

DELL

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LCD/Inverter Connector**
Size: Document Number
Custom: **Winery13 MB DIS**
Date: Wednesday, January 13, 2010 Sheet 54 of 88

SSID = VIDEO



H=>B1 -iGPU PCH (UMA)
L=>B0 -dGPU GPU (DIS)

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Custom

Document Number

Rev

Date: Wednesday, January 13, 2010

Sheet 56 of 88

Winery13 MB DIS
A00

(Reserve)

(Blank)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page

HDMI Connector


Size	E
Custom	

Document Number


Winery13 MB DISRev
A00

SSID = Thermal

Fan Connector




1st Samsung



SSID = SATA


SATA HDD Connector



1ST: 22.10300.451
2ND:

Close to CONN
5V power pin

Close to CONN
3.3V power pin




SATA HDD Interface comment

S1:GND
S2:RX+
S3:RX-
S4:GND
S5:TX-
S6:TX+
S7:GND

P1----- 3.3V
P2----- 3.3V
P3----- 3.3V
P4:GND
P5:GND / Dell Detected Pin
P6:GND
P7----- 5V
P8----- 5V
P9----- 5V
P10--- GND
P11:Dell: FFS_INT for supported HDD
P12:GND
P13----- 12V
P14----- 12V
P15----- 12V

SSID = SATA

ODD Connector



1ST: 62.10065.531
2ND: 62.10065.D21


1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
HDD/ODD Connector		
Size A3	Document Number Winery13 MB DIS	Rev A00
Date: Wednesday, January 13, 2010	Sheet 59	of 88


SSID = AUDIO

Speaker Connector



SSID = AUDIO


MIC IN



Delete Audio De-pop Circuit
2009/07/24

SSID = AUDIO

Head Phone



Added HP circuit 2009/05/26

1st Samsung

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
SPEAKER/MIC/AUDIO JACK

Size A3	Document Number Winery13 MB DIS	Rev A00
Date: Wednesday, January 13, 2010		Sheet 60 of 88

(Blank)

1st Samsung



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)


Size Custom	Document Number Winery13 MB DIS	Rev A00
----------------	---	-------------------

Date: Wednesday, January 13, 2010


Sheet 61 of 88

SSID = USB

USB & ESATA Power SW




SB-1021
1. pop and change TR6304 to 90 ohm for EMI;
DY R6302, R6308



A00-0106-1
remove R6302, R6308 for no co-layer after XB

Remove ESD diode, confirmed with EMI




AFTP6317
AFTP6316
AFTP6321
AFTP6320


SSID = ESATA

ESATA Power



Share one power SW with USB port 1



	ASM
ASM	
DY	



Remove ESD diode, confirmed with EMI





A00-0106-1
remove TR6302, TR6303 for no co-layer after XB

1st Samsung

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



1st Samsung

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

MINICARD(WLAN)/ITP CONN

Size

Document Number

Winery13 MB DISRev
A00

Date: Wednesday, January 13, 2010

Sheet 64 of

88

(Blank)

1st Samsung

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
WWAN Connector			
Size	Document Number		Rev
A3	Winery13 MB DIS		A00
Date:	Wednesday, January 13, 2010		Sheet 65 of 88

SSID = LED

For LED & Capacity board:

LED Type	Color	Power rail
BATTERY LED1	Amber(Multi-color)	ALW
SCRL LED	White	ALW
CAP LED	White	ALW
NUM LED	White	ALW
PWR BTN LED	White	ALW
SATA ACT LED1	White	RUN
BT ACT LED	White	RUN
WLAN/WWAN ACT LED	White	RUN

PWR BTN LED



SCRLK LED






CAPS LED



NUM LED



Bluetooth LED



Remove HDD LED


(Blank)

1st Samsung


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserve)			
Size Custom	Document Number Winery13 MB DIS		Rev A00
Date: Wednesday, January 13, 2010		Sheet 67 of 88	

SSID = KBC

Internal KeyBoard Connector




KB Backlight CONN



SSID = Touch.Pad


TouchPad Connector



1st Samsung

SSID = User.Interface


Hall Sensor Connector



1st Samsung

DELL			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Hall sensor					
Size	Document Number				Rev
Custom	Winery13 MB DIS				A00
Date: Wednesday, January 13, 2010		Sheet 69		of 88	

SSID = DEBUG PORT



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	<i>Debug port</i>
-------	--------------------------

Size Custom	Document Number Winery13 MB DIS	Rev A00
Date: Wednesday, January 13, 2010	Sheet 70 of 88	

(Blank)

1st Samsung



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
Custom

Document Number
Winery13 MB DIS

Date: Wednesday, January 13, 2010

Rev
A00

Sheet 71 of 88





(Blank)

1st Samsung

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Braidwood			
Size Custom	Document Number Winery13 MB DIS		Rev. A00
Date:	Wednesday, January 13, 2010		Sheet 72 of 88

SSID = User.Interface




Camera Connector




A00-0107-1
remove R7302, R7303 for no co-lay after XB

SSID = User.Interface


Bluetooth cable conn.



BT LED control signal 2009/05/26




Close to BT1



1st Samsung

SSID = VIDEO

UMA/DIS LVDS signal select circuit




SB-1026
modify DGPU SEL circuit

H=>BTMDS -iGPU PCH (UMA)
L=>ATMDS -dGPU GPU (DIS)


FUNCTION TABLE

SEL	FUNCTION	OUTPUT
L	TMDSn+ = ATMDSn+ TMDSn- = ATMDSn- TMDSCLK+ = ATMDSCLK+ TMDSCLK- = ATMDSCLK- BTMDSn+ = High Impedance BTMDSn- = High Impedance BTMDSCLK+ = High Impedance BTMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-
H	TMDSn+ = BTMDSn+ TMDSn- = BTMDSn- TMDSCLK+ = BTMDSCLK+ TMDSCLK- = BTMDSCLK- ATMDSn+ = High Impedance ATMDSn- = High Impedance ATMDSCLK+ = High Impedance ATMDSCLK- = High Impedance	TMDSn+ TMDSn- TMDSCLK+ TMDSCLK-

UMA/DIS CRT Hsync/Vsync select circuit
Hsync & Vsync level shift



UMA/DIS CRT signal select circuit



H=>IA1 -iGPU PCH (UMA)
L=>IA0 -dGPU GPU (DIS)

$\bar{E}$	S	YA	YB	YC	YD	Function
H	X	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Disable
L	L	IA0	IB0	IC0	ID0	S = 0
L	H	IA1	IB1	IC1	ID1	S = 1

1st Samsung

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PX Swith-1

Size Custom

Document Number

Winery13 MB DIS

Date: Wednesday, January 13, 2010

Sheet 74 of 88

Rev A00

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserve)

Size
A3

Document Number
Winery13 MB DIS

Date: Wednesday, January 13, 2010

Rev
A00


Sheet 75 of 88

DC_IN baord CON

+DC_IN : 19.5V/85W
+3.3V_RUN : 3300mA
+5V_ALW : 1000mA
+1.5V_RUN : 500mA
+3.3V_ALW : 58mA

Please reoute 300 mil at least.

LAN CLK
LAN PCIE
LAN PCIE
USB PORT2




Remove AFTP test point
Confirmed with AFTE.

1ST: 20.F1631.050
2ND:

WWAN PCIE
WWAN PCIE
WWAN CLK
WWAN USB
WWAN SMBUS

Place near BTB1



<Core Design>

(Blank)

1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
Custom


Document Number
Winery13 MB DIS

Rev
A00


Date: Wednesday, January 13, 2010Sheet 77 of 88

SSID = User.Interface

Finger Printer Connector




LED&Capacity board CONN



1st Samsung

SSID = EMI


EMI Request




SSID = RF

SB-29 RF Request

SC-1130-1 add RC7931 for RF




HOLE :




SSID = Mechanical


SC-1130-1 add H15 for ME



FOR CPU HOLE




FOR FAN BOSS



A00-0105-1 change SPR5 from 34.4F822.002 to 34.42T14.002 by ME



SC-1130-1 add SPR6 for ME




1st Samsung

SSID = VIDEO


PCIE_MTX_GRX_P[0..15] << PCIE_MTX_GRX_P[0..15] [8]
 PCIE_MTX_GRX_N[0..15] << PCIE_MTX_GRX_N[0..15] [8]
 PCIE_MRX_GTX_P[0..15] >> PCIE_MRX_GTX_P[0..15] [8]
 PCIE_MRX_GTX_N[0..15] >> PCIE_MRX_GTX_N[0..15] [8]



DW
 07/10 Change
 1. Change U8028 from Operating voltage Range 5 to 3 V .
 Add
 2. Added Pull-down resistors on GPU Reset [PEX_RST#] Pin




Revised decoupling C 2009/05/28




Revised decoupling C 2009/05/28

SSID = VIDEO

DW
07/05
1. LCD brightness control are separated by GPU, PCB, RC
2. LCD Power Enable control are separated by GPU, PCB, RC
3. LCD Backlight On/Off Status are separated by GPU, PCB, RC
07/10 Not Reserve
1. Shorted LBLKLT_CTL_GPU, LCDVDD_RN_GPU, PANEL_BKEN_GPU Not Reserve R8134, R8135, R8136.




Revised decoupling C 2009/05/28





DW30 LVDS only 1 channel
Vendor confirm tie to +1.8V power rail

DW30 not support HDMI
NV DG: pull-down 10K

+IFPB_IOVDD




+IFPB_PLLVDD




Default X'tal

CLK GEN 27M select:




Added CLK GEN 27M select circuit
Added R8132 (DY) 2009/06/17

Main 82.30034.651
Second ?




1st: HARMONY 82.30034.651
2nd: ITT 82.30034.801
3rd: TXC 82.30034.681



1st Samsung


SSID = VIDEO

Revised decoupling C 2009/05/28




"Remote Voltage Sensing" not used, reserve Test-Point.

Change FBVDDQ power rail
2009/05/28

$$FBVDD/Q = 2.24A$$


Revised decoupling C 2009/05/28



1st Samsung



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA-POWER/GND(3/4)

Size

Document Number	
-----------------	--

Winery13 MB DIS

Rev

Date _____

Wednesday, January 13, 2010





Sheet 82 of 88

Date: Wednesday, January 13, 2010

Sheet 82 of 88

SSID = VIDEO

[84,85] MDA[0..63]




FB_PLLAVDD+FB_DLLAVDD=100mA

DW

07/10 Updated
1.+FB_PLLVDD power rail corrected to +1.05V_GFX_PCIE

Strap pin resistor need use 1% resistor (NV Design Guide)



Logical Strap Bit Mapping

Resistor	Pull-Up	Pull-Down
5Kohms	1000	0000
10Kohms	1001	0001
15Kohms	1010	0010
20Kohms	1011	0011
25Kohms	1100	0100
30Kohms	1101	0101
35Kohms	1110	0110
45Kohms	1111	0111

Strap0		Strap1		Strap2	
USER_BIT0	1	3GIO_PADCFG_LUT_ADR0	0	PCI_DEVID_0	1
USER_BIT1	1	3GIO_PADCFG_LUT_ADR1	1	PCI_DEVID_1	0
USER_BIT2	1	3GIO_PADCFG_LUT_ADR2	1	PCI_DEVID_2	1
USER_BIT3	1	3GIO_PADCFG_LUT_ADR3	1	PCI_DEVID_3	0

EDID is used

ROM_SI_GPU	ROM_SO_GPU	ROM_SCLK_GPU
RAM_CFG0	VGA_DEVICE	PEX_PLL_EN_TERM
RAM_CFG1	SMB_ALT_ADDR	SLOT_CLK_CONFIG
RAM_CFG2	FB_0_BAR_SIZE	SUB_VENDOR
RAM_CFG3	XCLK_417	PCI_DEVID_4

Default setting: SAMSUNG sDDR3 64Mx16BIT-->20K pull down (0x0011)
If use Hynix sDDR3 64Mx16BIT(0x0010), R8308 change to 15K.

RAM_CFG[3:0]	Config	FB_BUS Width	Definitions
0000			
0001			
0010	64MX16	DDR3 64Bit	Hynix
0011	64MX16	DDR3 64Bit	Samsung
0100			
0101			
0110			
0111			

SUB_VENDOR	XCLK_417	PEX_PLL_EN_TERM
0 No VBIOS ROM	0 277MHz (POR)	0 Disable (POR)
1 BIOS ROM present	1 Reserved	1 Enable

3GIO_PADCFG USER[3:0]
0000 Desktop 1111 Use EDID to detect panel settings
1110 Notebook (POR)

SLOT_CLOCK_CFG
0 GPU and MCH do not share a common reference clock
1 GPU and MCH share a common reference clock (POR)

1st Samsung





DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **VGA-MEMORY/STRAPS(4/4)**

Size: A3 Document Number: **Winery13 MB DIS** Rev: **A00**



Date: Wednesday, January 13, 2010 Sheet: 83 of 88

SSID = VIDEO




1st Samsung

SSID = VIDEO



Revised decoupling C 2009/05/28




Revised decoupling C 2009/05/28

1st Samsung

SSID = PWR.Plane.Regulator_GFX

$$V_{out} = 0.704V * (R1 + R2) / R2$$




DIS
Thermal Design Current = 12.9A
Max Current = 16.77A
18.45A < OCP < 21.81A

Frequency setting
470K --> 290KHz
200K --> 340KHz
100K --> 380KHz
39K --> 430KHz

SB-1023
1. DY PD8601, PR8614, PR8618, PC8610, PC8602, PR8613; change PR8611 to 24.3K, PR8607 to 20K. for N11M A3 change P12 stay Voltage to 0.85V

PWRCNTL_0	PWRCNTL_1	+VCC_GFX_CORE
H	H	1.03V
H	L	0.85V

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN Cyntec DCR:4.2mohm Isat =33Arms 68.1R510.10J
O/P cap: 330U 2V EEFSX0D331ER 9m0hm 3Arms Panasonic/ 79.33719.L01
H/S: SI7686DP/ POWERPAK-8/ 11m0hm/ 14m0hm@4.5Vgs/ 84.07686.037
L/S: SiR460DP/ POWERPAK-8/ 4.9m0hm/ 6.1mohm@4.5Vgs/ 84.00460.037
Switching freq-->350KHz



1st Samsung

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **TPS51218 +VCC GFX CORE**

Size Custom Document Number **Winery13 MB DIS** Rev **A00**


Date: Wednesday, January 13, 2010 Sheet 86 of 88

SSID = VIDEO


+3.3V_RUN_GPU



+1.05V_GFX_PCIE:



+1.5V_RUN_GPU:



1st Samsung

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	66	2009/10/08	EE	HDD LED light in S5.	Change HDD LED power rail from +5V_ALW to +5V_RUN.	SB
02	60	2009/10/08	EE	External MIC NG.	Add caps C6014 C6015.	SB
03	66	2009/10/08	EE	Correct battery LED color.	Swap LED6601 pin2 & pin3.	SB
04	49	2009/10/08	EE	Improve VTT_PWRGD ramp up signal.	Dummy C4912.	SB
05	51	2009/10/08	EE	Fine tune +1.8V_RUN power on sequence behind +3.3V_RUN.	Change PR5102 from 2.2K to 3K and PC5105 from 4700pF to 1uF.	SB
06	54, 78	2009/10/08	EE	For KBC ESD protect.	Add 100 ohm resistances R5413, R7803.	SB
07						
08	30	2009/10/08	EE		Change CODEC to 92HD79.	SB
09	64	2009/10/08	EE	By ME request	Change WLAN1 to 62.10043.841.	SB
10						
11	37	2009/10/09	EE	Change board ID.	Dummy R3708 and pop R3701.	SB
12	79	2009/10/12	ME	By ME request	Change H6 to ZZ.00PAD.F91	SB
13	79	2009/10/12	ME	By ME request	Change H10 to ZZ.00PAD.D41	SB
14	78	2009/10/12	ME	By ME request	Change FP1 to 20.K0315.005	SB
15	27	2009/10/12	EE	Follow Intel spec	Remove L2701, C2701, C2702; Add TP2701	SB
16	27	2009/10/12	EE	Follow Intel spec	Remove L2704, C2721, C2722; Add TP2702	SB
17	27	2009/10/12	EE	Cost down	Change L2702, L2703 to 68.10050.10Y	SB
18	24	2009/10/12	EE	XTAL Load Capacitance as Vendor suggestion	Change C2402, C2403 to 12pF	SB
19	81	2009/10/12	EE	XTAL Load Capacitance as Vendor suggestion	Change C8135, C8138 to 15pF	SB
20	26	2009/10/13	EE	Follow Intel spec	Remove L2602, C2616; Add TP2601	SB
21	26	2009/10/13	EE	Follow Intel spec	Remove L2601, C2606; Add TP2602	SB
22	37	2009/10/13	EE	Modify 10mW schematic		SB
23	79	2009/10/13	ME	By ME request	Remove H9 (BT BOSS)	SB
24	49	2009/10/13	EE	By PSE request	Change pg4910~pg4918 and pg4921 close gap to mask type	SB
25	73	2009/10/13	EE	Two AFTP for +3.3V_RUN	Remove AFTP6030	SB
26	34	2009/10/14	ME	By ME request	change NEW1 connector to 20.K0370.026	SB
27	79	2009/10/14	ME	By ME request	change SPR5 to 34.4F822.002	SB
28	64	2009/10/14	EE	By AFTE request	Add AFTP6402, AFTP6403	SB
29	79	2009/10/16	EE	By RF request	Add Cross Moat Caps	SB
30	80, 81	2009/10/16	EE	Voltage Drop over 3%	change bead value to 120 ohm DCR 0.55 ohm	SB
31	22	2009/10/16	EE	RTC data loss	Added 3v/5v S5 power good to control resume reset sequence prevent RTC data loss	SB
32	25	2009/10/16	EE		Swapped Q2515 C,E Pin	SB
33	78	2009/10/16	EE		remove CAPA_RST# from capacity board	SB
34	37	2009/10/16	EE	By SW request	Added Switch Board Detection circuit	SB

1st Samsung

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Change List(1/3)**

Size: A3 Document Number: **Winery13 MB DIS** Rev: **A00**

Date: Wednesday, January 13, 2010 Sheet 88 of 88

Item	Page#	Date	Request By	Issue description	Solution Description	Rev.
01	37	2009/11/18	EE	Correct R3745 power rail to KBC_PWR	Change R3745 power rail to KBC_PWR	SC
02	36	2009/11/25	EE	TPM connector needn't AFTE test point	Remove TPM1 AFTP	SC
03	23	2009/11/25	EE	No support HDMI and eDP so needn't pop 25MHz Xtal of PCH.	C2313 pop 0 ohm if no use 25MHz XTAL	SC
04	37	2009/11/25	EE	Toggle VGA mode will flicker white screen in hybrid mode.	Add U3703 mux for panel backlight enable signal select	SC
05	54	2009/11/25	EE	Toggle VGA mode will flicker white screen in hybrid mode.	Add mux U5446 to select LCDVDD enable signal	SC
06	7	2009/11/30	RF	For solve WiMAX noise	Change C701 to 4.7pF for RF	SC
07	43	2009/11/30	RF	For solve WiMAX noise	Pop PC4303 for RF	SC
08	46	2009/11/30	RF	For solve WiMAX noise	Change PC4601 pull up to +5V_ALW for layout.	SC
09	47	2009/11/30	EE	For combine material item	Change PC4762 to 0603 size	SC
10	79	2009/11/30	ME	For one hand hold issue, ODD have noise	Add H15 for ME	SC
11	79	2009/11/30	RF	For solve WWAN noise	Add RC7931 for RF	SC
12	79	2009/11/30	RF	For solve WiMAX noise	Add SPR6 for RF	SC
13	55	2009/12/04	EMI	By EMI requirement	Change L5501,L5502,L5503 for EMI	SC
14	79	2009/12/04	EMI	By EMI requirement	Add EMI caps	SC
15	81	2009/12/04	EMI	By EMI requirement	Add EC8101,EC8102,EC8103 for EMI	SC
16	47	2009/12/04	ME	For cosmatic issue when insert 8 cell battery	Remove TC4701 for layout	SC
17	79	2009/12/04	ME	For cosmatic issue when insert 8 cell battery	Change H2 to ZZ.00PAD.D11	SC
18	30	2009/12/04	EE	Base on Application Note: IDT 92H81/79 AUX Mode as input of Diagnostic sound.	Connect U3001 pin17, pin18 to pin12 net and change R3016 to 120K for vendor request	SC
19	86	2009/12/04	EE	Set PWRCNTL_1 for default low.	Add PR8621 pull low 10K ohm	SC
20	12	2009/12/07	EMI	By EMI requirement	Pop C1243 and change size to 0603 for EMI	SC
21	33	2009/12/07	EMI	By EMI requirement	Pop C3301, EC3302, EC3303, EC3305, EC3306, EC3307, EC3308 and change from 100p to 6.8p for EMI	SC
22	54	2009/12/07	EMI	By EMI requirement	Pop EC5403 for EMI	SC
23	60	2009/12/07	EMI	By EMI requirement	Pop EC6001 and EC6002 for EMI	SC
24	63	2009/12/07	EMI	By EMI requirement	Pop R6307 for EMI	SC
25	79	2009/12/07	ME	For cosmatic issue when insert 8 cell battery	Add H16 for ME	SC
26	24	2009/12/08	EE	Base on EA teset result, change to 0 ohm.	Change R2413,R2414,R2415 from 15ohm to 0 ohm	SC
27	53	2009/12/08	EE	Base on ARD_Sightings_Report_18 #3622146	Change PR5311 from 4.7K to 470 ohm	SC
28	60	2009/12/08	EE	Audio AP LO THD+N fail	Change EC6004,EC6005 from 0.1U to 0.01U	SC
29	62	2009/12/08	EE	Base on EA teset result, change to 0 ohm.	Change R6206 from 15ohm to 0 ohm	SC
30	68	2009/12/08	EE	Change PCB Footprint	Change Q6808 to 84.06402.B3D	SC
31	73	2009/12/08	EMI	By EMI requirement	Pop L7301 for EMI	SC
1st Samsung  Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipai Hsien 221, Taiwan, R.O.C. Title Change List(2/3) Size A3 Document Number Winery13 MB DIS Rev A00 Date: Wednesday, January 13, 2010 Sheet 88 of 88						

