


FM7 Hepburn Intel Discrete GFX





VER : D3B













PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Penryn
5-10	Cantiga
11-14	ICH9M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-23	M82S
24	BLANK PAGE
25	BLANK PAGE
26	LCD CONN / HDMI CONN
27	CRT CONN
28	5C833/PCI
29	IEEE1394
30	Express/Card Reader
31	SIO (ITE8512)
32	FLASH / RTC
33	MINI-Card (WPAN, WWAN)
34	MINI-Card (WLAN)
35	USB
36	SATA (HDD & CD_ROM)
37	TP / KEYBOARD
38	SWITCH / LED
39	FAN / THERMAL
40	Azelia CODEC
41	AUDIO CONN
42	LAN (RTL8111B/8111C)
43	LAN RJ-45 / TRANSFORM
44	System Reset Circuit
45	Blank Page
46	Changer (MAX8731A)
47	Blank Page
48	1.05VCCP & 1.5VRUN
49	1.8VSUS & 0.9VTT
50	VGA_M82
51	CPU_ISL6266 (2PHASE)
52	MAX8744 (+5V,3.3V)
53	Run Power Switch
54	DCin & Batt
55	PAD & SCREW
56	EMI CAP
57	SMBUS BLOCK
58	Power Block Diagram


POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,50,51,52,56	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,13,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54	LCD/CHARGE POWER	ALWON	S0~S5
+5V_ALW2	+5V	37,38,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,50,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,20,26,30,37,38,43,48,49,50,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,50,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,26,27,36,37,38,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	6,8,9,11,12,13,14,15,17,19,20,22,26,27,28,30,31,33,34,36,38,39,40,41,42,53,56	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	19,20,21,22,23,38,53	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.2V_LOM	+1.25V	42	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.1V_GFX_PCIE	+1.1V	21,50	VGA POWER	RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V	36	HDD Power	HDDC_EN#	

GND PLANE	PAGE	DESCRIPTION
⏚ 8731AGND	46	
⏚ AGND_0.9V	49	
⏚ AGND_DC/DC	52	
⏚ AGND_DC2	48	
⏚ AGND_DDR	49	
⏚ AGND_ISL6260	51	
≡ GND	ALL	












15 DDR_A_D[0..63]




DDR SYSTEM MEMORY A






15 DDR_B_D[0..63]






DDR SYSTEM MEMORY B

















Place all series terms close to ICH9 except for SDIN input lines, which should be close to source. Placement of R603, R600, R607 & R612 should equal distance to the T split trace point as R604, R599, R606 & R608 respectively. Basically, keep the same distance from T for all series termination resistors.



Distance between the ICH-9 M and cap on the "P" signal should be identical distance between the ICH-9 M and cap on the "N" signal for same pair.




Master HDD


SATA ODD



E-SATA2/13-4

Place within 500mils of ICH9 ball







ICH RSVD	HDA SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIe port config bit 1








ASF 2.0









Place these close to ICH8.




2/13-5






DIS:ALW
UMA:SUS (19)













Title		ICH9-M (POWER,GND)	
Size	Document Number		Rev 1A
	FM7		
Date: Wednesday, July 30, 2008		Sheet 14	of 60







C694		20P	50	CLK_ICH_48M
C666	1	*27P_NC	50	CLK_ICH_14M
C679	1	*27P_NC	50	CLK_PCI_8512
C772	1	*27P_NC	50	CLK_PCI_PCCARD
C689	1	*27P_NC	50	CLK_PCI_ICH



These are for
backdrive issue.



R188 POP: For Internal pull-low.
R191 POP: For internal pull-high.

FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/ 100M_T	96/ 100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout



Title

CLOCK GENERATOR

Size

Document Number

Rev

Date: Wednesday, July 30, 2008

Shee

1

7

of

58

6 PCIE_MTX_GRX_P[0..15]
6 PCIE_MTX_GRX_N[0..15]

U27A

PART 1 OF 6

P C I E
-
E
X
P
R
E
S
S
I
N
T
E
R
F
A
C
E

PCIE_MTX_GRX_P0 AC30 PCIE_RX0P
PCIE_MTX_GRX_N0 AC31 PCIE_RX0N

PCIE_MTX_GRX_P1 AC29 PCIE_RX1P
PCIE_MTX_GRX_N1 AB29 PCIE_RX1N

PCIE_MTX_GRX_P2 AB31 PCIE_RX2P
PCIE_MTX_GRX_N2 AB30 PCIE_RX2N

PCIE_MTX_GRX_P3 AA31 PCIE_RX3P
PCIE_MTX_GRX_N3 AA30 PCIE_RX3N

PCIE_MTX_GRX_P4 W30 PCIE_RX4P
PCIE_MTX_GRX_N4 W31 PCIE_RX4N

PCIE_MTX_GRX_P5 W29 PCIE_RX5P
PCIE_MTX_GRX_N5 V29 PCIE_RX5N

PCIE_MTX_GRX_P6 V31 PCIE_RX6P
PCIE_MTX_GRX_N6 V30 PCIE_RX6N

PCIE_MTX_GRX_P7 U31 PCIE_RX7P
PCIE_MTX_GRX_N7 U30 PCIE_RX7N

PCIE_MTX_GRX_P8 P30 PCIE_RX8P
PCIE_MTX_GRX_N8 P31 PCIE_RX8N

PCIE_MTX_GRX_P9 P29 PCIE_RX9P
PCIE_MTX_GRX_N9 N29 PCIE_RX9N

PCIE_MTX_GRX_P10 N31 PCIE_RX10P
PCIE_MTX_GRX_N10 N30 PCIE_RX10N

PCIE_MTX_GRX_P11 M31 PCIE_RX11P
PCIE_MTX_GRX_N11 M30 PCIE_RX11N

PCIE_MTX_GRX_P12 K30 PCIE_RX12P
PCIE_MTX_GRX_N12 K31 PCIE_RX12N

PCIE_MTX_GRX_P13 K29 PCIE_RX13P
PCIE_MTX_GRX_N13 J29 PCIE_RX13N

PCIE_MTX_GRX_P14 J31 PCIE_RX14P
PCIE_MTX_GRX_N14 J30 PCIE_RX14N

PCIE_MTX_GRX_P15 H31 PCIE_RX15P
PCIE_MTX_GRX_N15 H30 PCIE_RX15N

M82-S

17 CLK_PCIE_VGA AD29
17 CLK_PCIE_VGA# AD30

AC28 NC_SMBCLK
AC27 NC_SMBDATA
13 PLTRST_DELAY# AG25

Calibration

PCIE_CALRN AE25
PCIE_CALRP AE25

NC_1 AE23
NC_2 AH39

R45 2K/F
+PCIE_VDDC

R58 1.27K/F

6 PCIE_MRX_GTX_P[0..15]
6 PCIE_MRX_GTX_N[0..15]


PCIE_MRX_GTX_P0 0.1U 2 1 C83 10 PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_P1 0.1U 2 1 C80 10 PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_P2 0.1U 2 1 C88 10 PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_P3 0.1U 2 1 C84 10 PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_P4 0.1U 2 1 C90 10 PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_P5 0.1U 2 1 C89 10 PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_P6 0.1U 2 1 C107 10 PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_P7 0.1U 2 1 C95 10 PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_P8 0.1U 2 1 C116 10 PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_P9 0.1U 2 1 C108 10 PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_P10 0.1U 2 1 C128 10 PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_P11 0.1U 2 1 C120 10 PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_P12 0.1U 2 1 C150 10 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P13 0.1U 2 1 C130 10 PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_P14 0.1U 2 1 C157 10 PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_P15 0.1U 2 1 C151 10 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C81 10 PCIE_MRX_GTX_C_N0
PCIE_MRX_GTX_N1 0.1U 2 1 C82 10 PCIE_MRX_GTX_C_N1
PCIE_MRX_GTX_N2 0.1U 2 1 C86 10 PCIE_MRX_GTX_C_N2
PCIE_MRX_GTX_N3 0.1U 2 1 C87 10 PCIE_MRX_GTX_C_N3
PCIE_MRX_GTX_N4 0.1U 2 1 C94 10 PCIE_MRX_GTX_C_N4
PCIE_MRX_GTX_N5 0.1U 2 1 C91 10 PCIE_MRX_GTX_C_N5
PCIE_MRX_GTX_N6 0.1U 2 1 C102 10 PCIE_MRX_GTX_C_N6
PCIE_MRX_GTX_N7 0.1U 2 1 C103 10 PCIE_MRX_GTX_C_N7
PCIE_MRX_GTX_N8 0.1U 2 1 C110 10 PCIE_MRX_GTX_C_N8
PCIE_MRX_GTX_N9 0.1U 2 1 C111 10 PCIE_MRX_GTX_C_N9
PCIE_MRX_GTX_N10 0.1U 2 1 C125 10 PCIE_MRX_GTX_C_N10
PCIE_MRX_GTX_N11 0.1U 2 1 C126 10 PCIE_MRX_GTX_C_N11
PCIE_MRX_GTX_N12 0.1U 2 1 C140 10 PCIE_MRX_GTX_C_N12
PCIE_MRX_GTX_N13 0.1U 2 1 C135 10 PCIE_MRX_GTX_C_N13
PCIE_MRX_GTX_N14 0.1U 2 1 C156 10 PCIE_MRX_GTX_C_N14
PCIE_MRX_GTX_N15 0.1U 2 1 C149 10 PCIE_MRX_GTX_C_N15





Title			
VGA-M82-S (PCIe)			
Size	Document Number		Rev
	FM7		1A
Date:	Wednesday, July 30, 2008	Sheet 18 of 58	

MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CFG3 GPI09	CFG2 GPI013	CFG1 GPI012	CFG0 GPI011
128MB	X	0	0	0
256MB	X	0	0	1
64MB	X	0	1	0
512MB	X	1	0	0




GPIO Straps	DESCRIPTION OF DEFAULT SETTINGS	ATI Usage	FM6 Usage
GPI00	PCIE FULL TX OUTPUT SWING	X	1
GPI01	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	1
GPI02	ATI reserved configuration straps.	RSVD	0
GPI03	ATI reserved configuration straps.	RSVD	0
GPI04	DEBUG SIGNALS MUXED OUT	0	0
GPI05	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
GPI06	ATI Internal use only	0	0
GPI010	Serial ROM clock to ROM.	0	0

ATI Usage recommended settings: 0= DO NOT INSTALL RESISTOR, X = DESIGN DEPENDANT, RSVD = ATI RESERVED (DO NOT INSTALL)










Memory Straps	RAM_TYPE CFG3	RAM_TYPE CFG2	RAM_TYPE CFG1	RAM_TYPE CFG0
400MHz	0	0	1	0
256MB(32M*16) Samsung	0	0	1	0
400MHz	0	0	1	1
256MB(32M*16) Hynix	0	1	1	0
500MHz	0	1	1	0
256MB(32M*16) Samsung	0	1	0	0
500MHz	0	1	0	0
256MB(32M*16) Qimonda	0	1	0	0




GPIO Straps	DESCRIPTION OF DEFAULT SETTINGS	ATI Usage	FM6 Usage
GPI00	PCIE FULL TX OUTPUT SWING	X	1
GPI01	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	1
GPI02	ATI reserved configuration straps.	RSVD	0
GPI03	ATI reserved configuration straps.	RSVD	0
GPI04	DEBUG SIGNALS MUXED OUT	0	0
GPI05	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
GPI06	ATI Internal use only	0	0
GPI010	Serial ROM clock to ROM.	0	0
















ATI Usage recommended settings: 0= DO NOT INSTALL RESISTOR, X = DESIGN DEPENDANT, RSVD = ATI RESERVED (DO NOT INSTALL)



QUANTA
COMPUTER

Title: VGA-G86GLM (VIDEO)		
Size:	Document Number FM6	Rev 2A
Date:	Monday, June 30, 2008	Sheet 19 of 58








PLACE ALL DECOUPLING AS CLOSE TO ASIC AS POSSIBLE


**QUANTA
COMPUTER**

Title VGA-M82-S (PCIe)		
Size FM6	Document Number FM6	Rev 1A
Date Monday, June 30, 2008	Sheet 21	of 58




PLACE MVREF DIVIDERS
AND CAPS CLOSE TO ASIC

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R




Spread Spectrum
If U4, the discrete spread spectrum chip is not used, then pop R48 in order to pull-down BXTALOUT for EMI reasons.




Remove MEM_RST

THERMAL MONITOR



GDDR2 32MX16 MEMORY





QUANTA

COMPUTER

Title		
VGA-M82-S (VRAM)		
Size	Document Number	Rev
FM6		1A
Date:	Monday, August 04, 2008	Sheet 23 of 58

GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	ATI Usage	FM6 Usage
GPIO0	PCIE FULL TX OUTPUT SWING	X	1
GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	1
GPIO2	ATI reserved configuration straps.	RSVD	0
GPIO3	ATI reserved configuration straps.	RSVD	0
GPIO4	DEBUG SIGNALS MUXED OUT	0	0
GPIO5	Allows either PCIe 2.5GT/s or 5.0GT/s operation	X	0
GPIO6	ATI Internal use only	0	0
GPIO10	Serial ROM clock to ROM.		0
ATI Usage recommended settings		0= DO NOT INSTALL RESISTOR, X = DESIGN DEPENDANT, RSVD = ATI RESERVED (DO NOT INSTALL)	



Title

VGA-M82-S (PCIe)


Size

Document Number FM6

Rev	1A
-----	----

Date: Monday, June 30, 2008

Sheet 25 of 58




Support the new imbedded diagnostics.

UMA




Populate R355 for DPST implementation only.

Populate R353 for platform without DPST support. No Stuff for Discrete DPST support due to back up plan.




Shunt capacitors on LVDS for improving WWAN.



LCD B0-	C490	1	2	*3.3P	NC	50	LCD B0+
LCD B1-	C493	1	2	*3.3P	NC	50	LCD B1+
LCD B2-	C489	1	2	*3.3P	NC	50	LCD B2+
LCD A0-	C3	1	2	*3.3P	NC	50	LCD A0+
LCD A1-	C483	1	2	*3.3P	NC	50	LCD A1+
LCD A2-	C2	1	2	*3.3P	NC	50	LCD A2+



Address : A9H --Contrast
AAH --Backlight



HDMI





QUANTA COMPUTER


Title: LCD CONN & CK-SSCD

Size: Document Number FM6 Rev 2A

Date: Wednesday, July 30, 2008 Sheet 26 of 58








IEEE1394/SD

U22A
AVCC_PHY1
AVCC_PHY2
AVCC_PHY3
AVCC_PHY4

TPBIAS0
TPBN0
TPBP0
TPAN0
TPAP0



MDIO17
MDIO16
MDIO15
MDIO14
MDIO13
MDIO12
MDIO11
MDIO10
MDIO05
MDIO08
MDIO19
MDIO18
MDIO02
MDIO03
MDIO00
MDIO01
MDIO09
MDIO04
MDIO06
MDIO07




AS CLOSE AS POSSIBLE TO R5C833

Circuit area : As small as possible.

*TPA0P/TPA0N, TPB0P/TPB0N pair trace : As close as possible.
*TPA0P/TPA0N, TPB0P/TPB0N pair trace : Same length electrically.
*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).




Title			IEEE 1394
Size	Document Number	Rev	
	FM6	2A	
Date:	Wednesday, July 30, 2008	Sheet	29 of 58




Express Card









+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.





Please the cap
near connector.




JA6 PX10FS16PH-26P
PCI-Express TX and RX direct to connector.

































8 IN1 CARD READER





Place these caps close to ITE8512.



CHIPSET ID1	BID1	USB BACK EN#	FM6B(UMA)	FM6(Dis)
0	0	0	SSI (X00)	SSI (X00)
0	0	1	PT (X01)	PT (X01)
0	1	0	ST (X02)	ST (X02)
0	1	1	OT (A00)	OT (A00)
0	0	0	(A01)	(A01)
0	0	1		


QUANTA
COMPUTER

TitleUltra i/O Controller ECE5028



SizeDocument NumberRev3A

Date:Monday, August 04, 2008Sheet31 of 58

```
31 EC_FLASH_SPI_CS#
31 EC_FLASH_SPI_CLK
31 EC_FLASH_SPI_DIN
31 EC_FLASH_SPI_DO
```



The diagram shows a 2.2uF capacitor (C315) connected between a 5V supply and ground. The capacitor is labeled with its value 2.2U and the code 0603. The 5V supply is labeled 5V and the ground is labeled GND.





Size	Document Number	Rev
------	-----------------	-----





	FM6	3A
--	-----	----


Date:	Monday, June 30, 2008	Sheet	32	of	58
-------	-----------------------	-------	----	----	----

MiniCard Robson, BT. UWB connector






MiniCard WWAN connector









MiniCard WLAN connector




Support for WoW



External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently




2/22-25
4/17-42



Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.

Side External USBX2

2/13-4




USBx2 & ESATA COMBO

5/29-52


2/20-22

E-SATA Re-driver




6/16-56

Place one 150uF cap by each USB connector.




Each channel is 1A

Place ESD diodes as close as USB connector.






MB side






Title			SERIAL PORT & USB
Size	Document Number	Rev	
FM6		3A	
Date:	Wednesday, July 30, 2008	Sheet	35 of 58


SATA Connector.




ODD Connector



KEYBOARD CONNECTOR




Touch Pad




Media Button


2/13-10
Change to P/N:DFFC10FR138
F/T:88501-1001-10P-L(0816)



2/13-10




2/13-10




100P CAPS CLOSE TO JKB1


Consumer IR



Key board Illumination




2/25-29
4/22-47




Title TOUCH PAD, BULE TOOTH & FIR		
Size FM6	Document Number	Rev 3A
Date: Wednesday, July 30, 2008	Sheet	37 of 58


Biometric




WLAN




Sniffer Switch ON/OFF Sniffer Switch




HDD activity LED.




Sniffer Bottom




BT / UWB LED




Power & Suspend.



Battery status.





1105.10






SNIFFER Y_R:WLAN on/off
SNIFFER G_R:AP detection

SNIFFER2	C526	100P	50
SNIFFER G_R	C527	100P	50
RBREATH_PWRLD	C528	100P	50
POWER_SW_IN0#	C529	100P	50











Power Switch






C523, C524 should close to thermal IC








Layout Note:
Place close
U34 pin 23.





INTERNAL SPEAKER AMP






Layout Note:
Close to U35 Pin 34

2/16-16

AZALIA (HD) CODEC




Layout Note:
Place close U34.







Layout Note:
Close to U35 Pin 13

Depop R561, C786
for using 92HD73C







Depop R603, R617, R578, R616
Pop R602, R619, R562, R601,
for using 92HD73C
R602, R617 close to U35, Let DVDD width be 10-mils




Close to U35
7/10-61



Headphone Jack
Stereo MIC Jack





Title			
AUDIO CONN			
Size	Document Number	Rev	
	FM6	2A	
Date:	Monday, August 04, 2008	Sheet	41 of 58






TRANSFORM TRANSFORM




RJ-45 Connector






	1	2	3	4	5
A					
B					
C					
D					
	1	2	3	4	5

 QUANTA COMPUTER		
Title Battery Selector		
Size FM6	Document Number	Rev 1A
Date: Monday, June 30, 2008	Sheet 45 of 58	



**BLANK PAGE FOR PAGE
NUMBER SAME AS DISCRETE**

 QUANTA COMPUTER		
Title		
Size	Document Number	Rev
FM7		1A
Date:	Monday, June 30, 2008	Sheet 47 of 60



	UMA(10.25A)	Discrete(15.6A)
PQ12	FDS8890_NL (BAM88800012)	FDS6298 (BAM62980005)
PQ13	PHK28NQ03LT (BAM28030Z12)	FDMS8672S (BAM86720000)
PR83		




**QUANTA
COMPUTER**

Title
1.8VSUS & 0.9VTT (TPS51116)


Size
Document Number
FM7

Rev
1A

Date: Thursday, July 31, 2008 Sheet 49 of 60



DC/DC +3V ALW/+5V SUS/+5V ALW /+15V ALW



Title	3VALW,5V,3V, Power On
-------	-----------------------

Size








Document Number


Rev

Date: Thursday, July 31, 2008

Sheet 52 of 60

1





























Title
DCIN, BATT CONNECTOR

Size
Document Number
FM7


Rev
1A

Date: Wednesday, July 30, 2008 Sheet 54 of 60




Reserved for EMI.


0906.1



ICH8-M

SIO
ITE8512





Model	Item	Page	Date	ECN Number	Item Id	Rev.	Issue Description	Solution Description
FM7	1	3	2-13-08				Debug port needs to be updated for MV	Change the BOM, and add a pull high circuit on ITP_BPM#5
	2	3	2-13-08				H_THERM circuit has risk	Change the BOM in order to make it same with FM6
	3	8	2-13-08				VCC_AXG and VCC_AXG_NCTF are different with MV DG	Change VCC_AXG, and VCC_AXG_NCTF to ground
	4	11, 35	2-13-08				Add E-SATA function	Refer to page 11 and 35
	5	13	2-13-08				Some power rails don't mach with DG	Refer to page 13
	6	17	2-13-08				BSEL0, BSEL1, and BSEL2's seris resisters don't mach with DG	Refer to page 17
	7	9	2-13-08				VCCA_SM doesn't mach with DG	Add 0-ohm in order to make it same with other project
	8	9	2-13-08				VCCD_TVDAC and VCCD_QDAC are different with DG	Grond VCCD_TVDAC and update another circuit for VCCD_QDAC
	9	19,22	2-13-08				Change the power rail for avoiding leakage during power up	Change +3.3V_RUN to +3.3V_DELAY
	10	37	2-13-08				MMB vender changed it's F/W to fix the LED flash issue. Change Num/Cap LED circuit for avoiding leakage voltage	Change the circuit, refer to page 37
	11	35	2-13-08				Fulfill reliability's request	Add one more power pin on connector
	12	31	2-13-08				New chip version for ITE	Change the circuit
	13	40,42	2-13-08				Change chip version for Codec and LOM	Done
	14	41	2-13-08				Approve DMIC'S performance according to IDT's recommendation	Change o-ohm to 22-ohm
	15	26	2-16-08				DDC BUS for HDMI Certificate	Add Level Shift on DDC BUS of HDMI
	16	40,41	2-16-08				Need to meet WLP4.0	Refer to page 40 and 41
	17	31	2-16-08				Add audio solution for PO noise issue when loading driver	Connect ICH_AZ_CODEC_RST# to SIO.22
	18	14	2-18-08				Reserve +1.5V_SUS for VCCSUSHDA	Add a LDO and reserve 0-ohm for +1.5V_SUS
	19	13	2-18-08				Avoid leakage voltage	Follow the SR FM6 design
	20	17	2-19-08				After FAE review, modify circuit in order to let wave form smooth	Add two 0.1u cap
	21	17	2-20-08				After FAE review, modify circuit for single end nets	change 0-ohm to 33-ohm, add pull high resister
	22	35	2-20-08				Add E-SATA redriver function	Refer to page 35
	23	42	2-21-08				According to FAE, stub a resister	Refer to page 42
	24	17	2-21-08				In order to meet spec, we need to swap two signals	Refer to page 17
	25	35	2-22-08				Co-work with GM3 team and decide to take USB charger function off	Refer to page 35
	26	21	2-22-08				According to realiability team request, change BOM	Change L51
	27	12	2-25-08				Need to meet Dell USB port requirement	Refer to page 12
	28	19	2-25-08				FAE's suggestion is add ground	Refer to page 19
	29	13,37	2-25-08				Add one pin for LCD inverter det	Refer to pages
	30	30	3-03-08				Footprint is wrong for express card	Refer to FM6 footprint
	31	32 35	3-24-08				Change locations for USB and Coin Battery for safty requirement	Refer to those pages
	32	26 35	3-24-08				Change BOM for HDMI and E-sata	Refer to those pages
	33	49	3-24-08				Del 1.25V power rail	Refer to page 49
	34	53	3-24-08				Change BOM for correcting power sequence	Refer to page 53


**QUANTA
COMPUTER**

Title
Change List

Size
FM7

Document Number

Rev
1A

Date: Wednesday, June 18, 2008

Sheet 1 of 6

[illegible]

[illegible]

[illegible]