

PWA : Y507R
PWB : Y509R
SCH : Y510R

Calpella Intel Discrete Block Diagram

VER : D3A

POWER

AC/BATT CONNECTOR	PG 55
BATT CHARGER	PG 45

CLOCK SLG8SP585V (QFN-64)	PG 15
---------------------------------	-------

FAN & THERMAL EMC1422 (8P TSSOP)	PG 37
--	-------

Clarksfield (Qual Core)

SYSTEM POWER

PCH REGULATOR +1.05V_PCH PG 49	SYS VR +5V_ALW2/+3.3V_ALW +5V_ALW/+15V_ALW PG 51	VGA Core +VCC_GFX_CORE +1.1V_GFX_PCIE PG 52
DDR3 VR +1.5V_SUS/+0.75V_DDR_VTT PG 47	CPU VR +1.1V_VTT PG 48	REGULATOR +1.8V_RUN PG 46
Load Switch +5V_SUS/+3.3V_SUS/+5V_RUN/ +3.3V_RUN/+1.5V_RUN/ +1.5V_GDDR PG 54	VCC Core +VCC_CORE PG 50	VGA VDDCI +VDDCI PG 53

DDR3-SODIMM1 PG 13	800 / 1066 MHZ DDR III
DDR3-SODIMM2 PG 14	800 / 1066 MHZ DDR III

Subwoofer CONN PG 40

Subwoofer AMP MAXIM MAX9759 (16 Pin TQFN)	PG 40
---	-------

MIC

Internal Speaker

Amplifier TI TPA6040A4 (32 Pin QFN)	PG 39
---	-------

HP2

Amplifier TI TPA4411MRTJR (20 Pin QFN)	PG 39
--	-------

HP1

Camera + D-MIC PG 35

TV CONN PG 33

USB CONN

USB/eSATA Combo PG 33 & eSATA board
--

SATA-ODD PG 34

SATA-HDD PG 34

1394 CONN PG 27

CardReader CONN PG 27

PC Card/1394 RICOH R5U230 (48 Pin QFN) 6 x 6 mm	PG 26
--	-------



RM5 MB PCB (rev D)

AUDIO IDT 92HD73C (56 LQFP) 9 x 9 mm	PG 38
---	-------

Ibex Peak-M PG 7,8,9,10,11,12

SIO ITE ITE8512E (128 Pin LQFP) 16 x 16 mm	PG 29
---	-------

SPI ROM 2MB (8 Pin SO8W)	PG 30
--------------------------------	-------

Keyboard PG 35

CIR PG 30

Touchpad

Media Button

LED PG 36

RTC PG 30

PCIEx16

AMD M96XT PCI EXPRESS GFX (962 FCBGA) PG 17,18,19,20

DDR3 x 8 (1G, 64Mx16 bit) (100P FBGA) PG 21,22
--

PCIE [1]

WWAN MINI-CARD PG 32

PCIE [2]

WLAN Half MINI-CARD PG 31

PCIE [3]

UWB/BT MINI-CARD PG 32

PCIE [4]

Express Card PG 28

PCIE [6]

LAN Broadcom BCM5784M (68P QFN) PG 41
--

PAD & SCREW & SPRING PG 44

System Reset Circuit PG 43

To IO Board (USB*2/ MIC/ HP2/ HP1/ LED) PG 40
--

To Daughter Board (Power Button/Speaker/ KB LED/Touch PAD/ Media Button) PG 35
--

HDMI

HDMI CONN. PG 23

DP

DISPLAYPORT PG 23

LVDS

Panel Connector PG 24

VGA

CRT CONN. PG 25

GPU THERMAL ANALOG DEVICES ADM1032 (8 MSOP) 3 x 3 mm PG 20

Express Switch RICOH R5538D001 (20 QFN) 4 x 4 mm PG 28

Magnetic PG 42

RJ45 PG 42



Title BLOCK DIAGRAM		
Size	Document Number Calpella	Rev 3A
Date:	Thursday, August 20, 2009	Sheet 1 of 61













PAGE	DESCRIPTION
1	Block Diagram
2	Front Page
3-6	CPU (Clarksfield)
7-12	PCH (IBex Peak-M)
13-14	DDR3 SO-DIMM(204P)
15	Clock Generator
16-22	GPU (M96XT)
23	HDMI & DP
24	LCD connector
25	CRT
26	Card reader PCIe interface
27	Card reader & 1394 CONN
28	Express card
29	SIO (IT8512)
30	Flash/RTC/CIR
31	WLAN
32	WWAN/WPAN
33	USB & eSATA & TV
34	SATA HDD & ODD
35	KB/CCD/UI
36	LED
37	FAN/Thermal
38-40	Audio/CONN/Subwoofer (92HD73C).
41-42	LAN/RJ45 (BCM5784M)
43	System Reset Circuit
44	PAD & SCREW & SPRING
45	CHARGER (MAX8731A)
46	1.8V_RUN (TPS51218)
47	1.5_SUS/0.75(TPS51116)
48	1.1V_VTT(TPS51218)
49	1.05V_PCH (TPS51218)
50	VCC_CORE(MAX17036GTL+)
51	3.3V/5V/15V (MAX17020)
52	VGA_M97(MAX8792)
53	VDDCI_M97(TPS51218)
54	Run Power Switch
55	DCIN & Batt
56	XDP Connector
57	Power Block Diagram
58	SMBUS BLOCK
59	Power status

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	24,30,45,46,47,48,49,50,51,52,53	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	8,11,29,30	RTC		S0~S5
+3.3V_ALW	+3.3V	3,29,30,34,35,36,43,45,51,54,55	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	24,33,34,35,47,51,52,54	LCD/CHARGE POWER	ALWON	S0~S5
+15V_ALW	+15V	24,34,51,54	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	41,42	LAN POWER	AUX_ON	
+5V_SUS	+5V	11,46,48,49,52,53,54	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	7,8,9,10,11,20,24,28,29,42,43,46,47,48,49,52,53,54	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.5V_SUS	+1.5V	3,5,13,14,47,52,54	SODIMM POWER	SUS_ON	
+0.75V_DDR_VTT	+0.75V	13,14,47,54	SODIMM POWER	SUS_ON	
+5V_RUN	+5V	11,18,23,25,33,35,36,37,38,50,54	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	7,8,9,10,11,13,14,15,18,23,24,26,28,29,30,31,32,33,34,35,36,37,38,39,40,41,50,52,54,56	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V	5,11,17,18,19,46,54	SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	28,31,32,54	PCH POWER	1.5V_RUN_ON	
+1.1V_VTT	+1.1V	3,5,10,11,48,50,56	CPU POWER	RUN_ON	
+1.05V_PCH	+1.05V	8,9,11,15,49	PCH POWER	RUN_ON	
+VCC_CORE	+0.7V~+1.5V	5,50	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	24	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	34	Module Power	MODC_EN#	
+5V_HDD	+5V	34	HDD Power	HDDC_EN#	
+5V_ALW2	+5V	35,36,51,54,55	LED power source	LDO output	


GND PLANE	PAGE	DESCRIPTION
 AGND	38,39,40	
 AGND_DC/DC	51	
 AGND_VCORE	50	
 GND	ALL	

AUBURNDALE/CLARKSFIELD PROCESSOR (DMI,PEG,FDI)



AUBURNDALE/CLARKSFIELD PROCESSOR (CLK,MISC,JTAG)



AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




AUBURNDALE/CLARKSFIELD PROCESSOR (GRAPHICS POWER)






AUBURNDALE/CLARKSFIELD PROCESSOR (GND)


AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)



Processor Generated
SO-DIMM VREF_DQ (M3)
Connect to page 13, 14



Scott_0630:Change R294
footprint from RC0402-C to
RC0402




The Clarkfield processor's PCI
Express interface may not meet
PCI Express 2.0 jitter
specifications. Intel recommends
placing a 3.01K +/- 5% pull down
resistor to VSS on CFG[7] pin for
both rPGA and BGA components.
This pull down resistor should be
removed when this issue is fixed.

	1	0
CFG0 (PCI-Epress Configuration Select)	Single PEG (Default)	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation (Default)	Lane Numbers Reversed
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port (Default)	Enabled; An external Display port device is connected to the Embedded Display port
CFG7 Clarkfield (only for early samples pre-ES1)	Common motherboard design	For early samples pre-ES1 CFD (Default)



Title CPU 4/GND_RESV		
Size RMS	Document Number	Rev 3A
Date: Thursday, August 20, 2009	Sheet 6	of 61

IBEX PEAK-M (DMI,FDI,GPIO)




FDI Disable :
 NC all signals
 as DG 1.1,
 Page 82 & 83










LVDS Disable :
 All signals associated
 with the interface can
 be left asNo connects.

CRT Disable :
 CRT_RED
 CRT_GREEN
 CRT_BLUE
 CRT_HSYCN
 CRT_VSYNC
 Leave as NC (floating).


IBEX PEAK-M (LVDS,DDI)




IBEX PEAK-M (HDA,JTAG,SATA)



IBEX PEAK-M (PCI,USB,NVRAM)




Change Cardreader to
Interface!
Del PCI debug card!



5/13: Added MOSFET Q81 to prevent leakage from 3.3V_S1US to cardreader during S3



5/4: Added MOSFET Q80 to prevent leakage from 3.3V_S1US to cardreader during S3



5/19: Update BIOS strap table

Boot BIOS Strap		
PCI_GNT1#	PCI_GNT0#	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI







A16 swap override Strap/Top-Block Swap Override jumper	
PCI_GNT3#	0 = A16 swap override/Top-Block Swap Override enabled 1 = Default



Title	PCH 3/6(PCI SMBUS CLK
-------	-----------------------

Size	Document Number RM5	Rev 3A
Date:	Thursday, August 20, 2009	Sheet 9 of 61


IBEX PEAK-M (GPIO,VSS_NCTF,RSVD)



DMI Termination Voltage	
NV_CLE	Set to Vcc when LOW Set to Vcc/2 when HIGH

Anti-Theft Enabled	
NV_ALE	High = Enable (Default) Low = Disable

2/12: Peter: According to checklist, default is set to low for disabling anti-theif!




SV_SET_UP	1-X High = Strong (Default)
-----------	-----------------------------


QUANTA COMPUTER

Title PCH 4/6(GPIO)		
Size RMS	Document Number RMS	Rev 3A
Date: Thursday, August 20, 2009	Sheet 10	of 61

IBEX PEAK-M (POWER)




Use External Graphics. Can connect power directly without Inductor & Cap ? As Ibex peak-M EDS 1.0, need +1.05V. Can use +1.1V_VTT as CPU ?




Title			
PCH 5/6(POWER)			
Size	Document Number		Rev
	RMS		3A
Date:	Thursday, August 20, 2009	Sheet	11 of 61

IBEX PEAK-M (GND)





Channel A



Delete according to Intel Design Change


6/02: Change M1 from voltage regulator to voltage divider

Rev
3A


Date: Thursday, August 20, 2009 Sheet 13 of 61

5/13: Change connector from Tyco to Foxconn to avoid shortage

Channel B



Channel B Decoupling




For CH B SO-DIMM VREF_DQ for M2

Delete according to Intel Design Change





M1 VREF

5/18: Separate voltage divider for M_VREF_DQ_DIMM1 and M_VREF_CA_DIMM1 to follow Intel CRB design

6/02: Change M1 from voltage regulator to voltage divider




Title			
DDR3 DIMM-B			
Size	Document Number RM5		Rev 3A
Date:	Thursday, August 20, 2009	Sheet	14 of 61




PIN 30	CPU_0	CPU_1
0(default)	133MHz	133MHz
1(0.7V-1.5V)	100MHz	100MHz

CPU_SEL:
SLG date sheet (V0.2) P15:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
Realtek date sheet (V1.2) P11:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.
IDT date sheet (V0.7) P10:
High Voltage: Min 0.7V, Max 1.5V.
Low Voltage: Min Vss-0.3V, Max 0.35V.



+VDDIO_CLK:
SLG date sheet (V0.2) P15: Min 1.05V,Max3.465V.
Realtek date sheet(V1.2) P11: Min 1.05V,Max 3.3V
IDT date sheet(V0.7) P10: Min 0.9975V,Max 3.465V.

3 PCIE_MTX_GRX_P[0..15]
3 PCIE_MTX_GRX_N[0..15]



U29A

PCI EXPRESS INTERFACE

ASIC PN 100-CK QCI P/N
M96-M2 XT A13 216-0729051 100-CK3186 AJ072900T08
M97-M2 LP A11 216-0731001 100-CG1806 AJ073100T01

PCIE_MRX_GTX_P[0..15] 3
PCIE_MRX_GTX_N[0..15] 3




9 CLK_PCIE_VGA
9 CLK_PCIE_VGA#

!!! Park, Madison : Pop 0 Ohm
M96: depop 0 ohm

R426 *0 NC

CLOCK
PCIE_REFCLKP
PCIE_REFCLKN

CALIBRATION



PERSTB
216-0729051(M96-M2 XT)

3,9,26,28,29,31,32,41,56 PLTRST# R300 1 PERST#



Title M96XT_PCIE		
Size RMS	Document Number	Rev 3A
Date: Thursday, August 20, 2009	Sheet 16	of 61

Note : Required Frequency = 800 MHz

R427	10K	RAM TYPE CFG0
R429	*10K NC	RAM TYPE CFG1
R428	*10K NC	RAM TYPE CFG2
R430	10K	RAM TYPE CFG3







Resistor	Value	Configuration	Function
R61	3K	NC	RAM CFG0
R62	*3K	NC	RAM CFG1
R63	*3K	NC	RAM CFG2

Pin 1 connections for the ADXL345 accelerometer:


- R77 3K GPIO0
- R79 3K GPIO1
- R84 *3K NC GPIO2
- R86 *3K NC GPIO3
- R76 *3K NC GPIO4
- R80 3K GPIO5
- R60 *3K NC GPIO6
- R83 *3K NC GPIO8
- R82 *3K NC GPIO8
- R81 *3K NC GPIO10
- R444 3K VGAHSYNC
- R442 3K VAGVSYNC
- R89 *3K NC VAGVSYNC2
- R71 10K TEMP FAIL



RAM TYPE CFG0	AR12
RAM TYPE CFG1	AW12
RAM TYPE CFG2	AU12
RAM TYPE CFG3	AP12















M96XT_IO & STRAP			
Size	Document Number RMS	Rev 3A	
Date:	Thursday, August 20, 2009	Sheet	17 of 61










DPC & DPD aren't used.






	GDDR3	DDR3
MVDDQ	1.8V	1.5V
Ra	40.2R	100R
Rb	100R	100R



Scott_0703:Delete Spread Spectrum IC as placement require of thermal issue.


THERMAL MONITOR





QUANTA COMPUTER

M96XT_MEMORY/THERM		
Size	Document Number	Rev
	RMS	3A
Date:	Thursday, August 20, 2009	Sheet 20 of 61

DDR3 64MX16, CH A : 512MB



Placement has to be close to VRAM



File: M96XT_DDR3_A_512M


Size: Document Number RM5








Date: Thursday, August 20, 2008

Sheet 21 of 61

Rev 3A




U28














Scott_0814:Delete 0ohm reserve resistors as confirm with EMI.
Delete EMI ESD IC for EMI asked HDMI signals link to CONN directly.

Scott_0703:Delete ESD Clamp U23,U24,U25 as EMI suggestion.







Place close U23







MFIO Pin Assignment Table

MFIO	SD8	MS8	XD
00	WP	BS	D7
01	D1	-	D6
02	D0	D1	D5
03	D7	-	D4
04	D6	D5	D3
05	CLK	D0	D2
06	-	-	D1
07	D5	D4	D0
08	CMD	D2	WP#
09	D4	D6	WE#
10	D3	D3	ALE
11	D2	-	CLE
12	-	-	CE#
13	-	D7	RE#
14	-	CLK	R/B#




26 SD_WP#/MS_BS/XD_DATA7
 26 SD_DATA1/XD_DATA6
 26 SD_DATA0/MS_DATA1/XD_DATA5
 26 SD_DATA7/XD_DATA4
 26 SDATA_6/MS_DATA5/XD_DATA3
 26 SD_CLK/MS_DATA0/XD_DATA2
 26 XD_DATA1
 26 SD_DATA5/MS_DATA4/XD_DATA0
 26 SD_CMD/MS_DATA2/XD_WP#
 26 SD_DATA4/MS_DATA6/XD_WE#
 26 SD_DATA3/MS_DATA3/XD_ALE
 26 SD_DATA2/XD_CLE
 26 XD_CE#
 26 MS_DATA7/XD_RE#
 26 MS_CLK/XD_R/B#
 26 SD_CD#/XD_CD0#
 26 MS_INS#/XD_CD1#

SD_WP#/MS_BS/XD_DATA7
 SD_DATA1/XD_DATA6
 SD_DATA0/MS_DATA1/XD_DATA5
 SD_DATA7/XD_DATA4
 SDATA_6/MS_DATA5/XD_DATA3
 SD_CLK/MS_DATA0/XD_DATA2
 XD_DATA1
 SD_DATA5/MS_DATA4/XD_DATA0
 SD_CMD/MS_DATA2/XD_WP#
 SD_DATA4/MS_DATA6/XD_WE#
 SD_DATA3/MS_DATA3/XD_ALE
 SD_DATA2/XD_CLE
 XD_CE#
 MS_DATA7/XD_RE#
 MS_CLK/XD_R/B#
 SD_CD#/XD_CD0#
 MS_INS#/XD_CD1#





Express Card


















Scott_0813:Change CN12 F/P to expcard-1cx41101-pl-26p-l-smt as ME modify.

+1.5V_CARD Max. 650mA, Average 500mA.
+3V_CARD Max. 1300mA, Average 1000mA.



Scott_0814:Delete L31 as confirm with EMI.







QUANTA

COMPUTER

Title

SIO (ITE8512)

Size

Document Number

Rev

RM5

3A

Date:

Thursday, August 20, 2009

Sheet


29

of


61

EC SPI ROM, 8Mbit (1M Byte)

5/12: Change U37 from 2MB to 1MB according to BIOS request!




RTC BATTERY




PCH SPI ROM, (4M Byte)

5/12: Change U36 from 2MB to 4MB according to BIOS request!



Consumer IR




Title		
FLASH/ RTC/ CIR		
Size	Document Number	Rev
RMS		3A
Date:	Thursday, August 20, 2009	Sheet 30 of 61

Mini Card Nut




MiniCard WLAN Connector


5/15: Change WAKE# to NC as it is not required




Reserved PAD for EMI



Support for WoW



Place caps close to connector.



Title MINI-CARD (WLAN)		
Size RMS	Document Number	Rev 3A
Date: Thursday, August 20, 2009	Sheet 31	of 61



5/13: Pull up WAKE# to 3.3V_RUN
so as to avoid leakage

5/15: Change WAKE# to NC as it is
not required


5/08: Swap WWAN and WPAN according to
antenna team's suggestion

MiniCard WWAN Connector

Scott_0123: Change CN31 PN
with DFHS52FR015(FOX).




Reserve For EMI





Layout Note:
R240 and R244 close to choke as possible to minimize stubs.


Place caps close to connector.



layout note: 10 mil trace and 20 mil space for SIM card and UIM_PWR use 20mil




Reserve For EMI



Layout Note:
R240 and R244 close to choke as possible to minimize stubs.


Place caps close to connector.



MiniCard Robson, BT. UWB Connector


5/15: Change WAKE# to NC as it is
not required

Scott_0123: Change CN25
PN with DFHS52FR015.



Title MINI-CARD (WPAN,WWAN)		
Size RMS	Document Number	Rev 3A
Date: Thursday, August 20, 2009	Sheet 32	of 61

eSATA Re-driver IC



Scott_0708: Pop R617 for passed eye diagram of MAXIM.


Configuration Table (Enhanced Mode)

EN	MODE	+EN#	+EQ	Input X Equalization	+EM	Output X Emphasis	Function
0	X	X	X	n/a	X	n/a	Chip Power Down
1	1	1	X	n/a	X	n/a	Chip enabled, Channel x disabled
1	1	0	0	2.5dB	1.1K to 15K resistor	Resistor Controlled, 6dB to 0dB (0)	Chip and channel enabled, low input equalization
1	1	0	1	6.5dB	1.1K to 15K resistor	Resistor Controlled, 6dB to 0dB (0)	Chip and channel enabled, high input equalization

5/11: Reserved 0 ohms for Pericom enhanced mode select
5/12: Change IC to Pericom as Maxim failed EA test
6/23: NC according to Pericom recommendation!


USB POWER SW

Each channel is 1A




Place one 150uF cap by each USB connector.

USB Power Share




eSATA CONN




5/13: Change Connector to Foxconn to avoid material shortage for Tyco

USB POWER SW

Each channel is 1A





TV module



Scott_0814: Delete L58 as confirm with EMI.




TV RF Jack & Microwave connector




Add a metal cap for TV sensitivity concern. BOM location use PV8, actually mount on PV7, PV8 & PV9.






SATA Connector



3-axis Fall Sensor (HDD data protector)



ODD Connector



Solid White = System On, Normal Activity
Off= System off (system off or hibernate);
"Breathing White" = System in Standby (S3);

Speaker

KB LED

Touch Pad

Media Button



Title			
KB/ CCD/ UI			
Size	Document Number		Rev
	RM5		3A
Date:	Thursday, August 20, 2009	Sheet	35 of 61

Hinge & Power Button board LED (PWR/Battery indicator)

Hinge LED

Solid White= System On, Normal Activity
 Solid White= Charging (system on);
 Solid White= Charging (system off or hibernate and battery charge <90%);
 Off= Charging (system off or hibernate and battery charge > 90%);
 "Breathing White " = System in Standby (S3);
 Off = System Off (or in Hibernate);

Scott_0821:Change to +5V_ALW power rail for solve LED blinking issue.

Power button board LED:


Solid White = System On, Normal Activity
 Off= System off (system off or hibernate);
 "Breathing White " = System in Standby (S3)

Hinge LED:

Flashing Amber = Low Battery (S0 and S3 and no AC) when battery charge <10%
 Flash rate = on 1/4 sec., off 3/4 sec.


HDD Activity LED

Flicker with HDD activity.




WLAN

Turns On when WiFi radio is on.




BT / UWB LED

Turns On when Bluetooth radio is on.




WWAN

Turns On when WWAN radio is on.



Hinge LED (PWR/Battery indicator)

L-C filter (reserve R-C) for EMI




Solid White= System On, Normal Activity
 Solid White= Charging (system on);
 Solid White= Charging (system off or hibernate and battery charge <90%);
 Off= Charging (system off or hibernate and battery charge > 90%);
 "Breathing White " = System in Standby (S3);
 Off = System Off (or in Hibernate);


Flashing Amber = Low Battery (S0 and S3 and no AC) when battery charge <10%
 Flash rate = on 1/4 sec., off 3/4 sec.



Title		
LED		
Size	Document Number	Rev
	RMS	3A
Date:	Friday, August 21, 2009	Sheet 36 of 61




Prevent Backdrive




Place these under CPU


10/20mils



1.Place C579 close to EMC1422
Total capacitance between D+/D- is 2200pF(max)



OTP 90 degree




OTP 85 degree : R98 = 10K, R103 = 6.8K

OTP 90 degree : R98 = 6.8K, R103 = 10K







Title			FAN /THERMAL
Size	Document Number	Rev	
	RMS	3A	
Date:	Thursday, August 20, 2009	Sheet	37 of 61



INTERNAL SPEAKER AMP







Layout Note:
TPA 4411 : cannot connect EP to GND.
The reason that we can't solder the pad to vdd or ground is because it is internally connected to VSS.






Layout Note:
MAX9789A/TPA6040A : need to connect EP (exposed paddle) to GND.
TPA 4411 : cannot connect EP to GND.
MAX 4411: can connect EP to GND.




7/01: Populate according to EMI request!




INTERNAL SUBWOOFER AMP




Ambient Parts of Headphone & MIC Jack



To IB(IO Board) connector





Adding additional AGND







TRANSFORMER

Layout Note:
Route TRD+/- pairs with 100 ohm differential trace impedance.




RJ-45 Connector






H-C276D118P2-8 * 7




H-C236D118P2-8 * 3




h-c236d197p2 * 1




H-C236D158P2 * 4




H-T295X280B236D118P2 * 1




hg-c276i118d118p2 * 2




h-c236d157p2 * 2



h-c394d260p2 * 1



H-C394D260P2-8 * 1




Scott_0731: change H7 & H18 footprint as ME change

Scott_0812:Delete H7 Pin2~Pin9 for layout requite.


h-c236d236n * 2





H-C197D118P2-8 * 1




H-C197D91P2-8 * 1



h-o205x157d138x91p2 * 1




Scott_0701:: Added PV6 according to EMI's suggestion




Scott_0703:Add 8pcs 0ohm resistors R692~R699 for thermal issue as EMI concern.


Scott_0707: Reserver R692~R699.







 QUANTA COMPUTER		
Title CHARGER (MAX8731A)		
Size RM3	Document Number RM3	Rev 3A
Date:	Sheet 45 of 61	













+VCC_CORE (MAX17036GTL+)





Title +VCC_CORE (MAX17030)			
Size	Document Number RMS		Rev 3A
Date:	Thursday, August 20, 2009	Sheet	50 of 61












CPU XDP




PCH XDP

DEL PCH XDP as FM9 confirmed with Intel that its not necessary!




Title			XDP Connector
Size	Document Number	Rev	
	RMS	3A	
Date:	Thursday, August 20, 2009	Sheet	56 of 61

RM5 Power Design Block Diagram 2009/02/25



- (1) AC : DC_IN -> DC_IN_SS -> +PWR_SRC
- Bat : +VCHGR -> +PWR_SRC
- (2) +5V_ALW2, +3.3V_ALW
- (3) MAIN_PWR_SW#
- (4) 5V_ALW_ON
- (5) +5V_ALW -> +15V_ALW
- (6) SUS_ON
- (7) All SUS power & PWRGD
- (8) SIO_PWRBTN#, PCH_RSMRST#
- (9) SIO_SLP_S5#, SIO_SLP_S3#
- (10) RUN_ON_1, RUN_ON, GFX_RUN_ON
- (11) All RUN power & PWRGD
- (12) HWP
- (13) IMVP_VR_ON
- (14) IMVP_PWRGD
- (15) CLK_PWRGD
- (16) RESET_OUT#
- (17) PCH_PWRGD
- (18) H_CPUPWRGD
- (19) PLTRST#



POWER STATES

State \ Signal	SLP_ S3#	SLP_ S4#	SLP_ S5#	S4_ STATE#	ALWAYS PLANE	SUS PLANE	RUN PLANE	CLOCKS
S0 (Full ON) / M0	HIGH	N/A	HIGH	N/A	ON	ON	ON	ON
S3 (Suspend to RAM) / M-OFF	LOW	N/A	HIGH	N/A	ON	ON	OFF	OFF
S4 (Suspend to DISK) / M-OFF	LOW	N/A	HIGH	N/A	ON	OFF	OFF	OFF
S5 (SOFT OFF) / M-OFF	LOW	N/A	LOW	N/A	ON	OFF	OFF	OFF

PM TABLE

power plane \ State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +CPU_PWR_SRC +5V_ALW2 +MMB_PWR +3.3V_ALW	+5V_ALW +15V_ALW +5V_SUS +3.3V_SUS +3.3V_LAN +3.3V_CARDAUX +1.8V_SUS +1.5V_SUS	+VCC_CORE +0.75V_DDR_VTT +1.05V_PCH +1.1V_GFX_PCIE +1.2V_LOM +1.5V_RUN +1.5V_CARD +1.8V_RUN +3.3V_RUN +3.3V_DELAY +3.3V_R5C833	+3.3V_RUN_CARD +3.3V_CARD +5V_RUN +LCDVCC +5V_HDD +5V_MOD +5V_SPK_AMP +VDDA +GFX_PWR_SRC
S0	ON	ON	ON	ON	ON
S3	ON	ON	ON	OFF	OFF
S5 & S4 with AC or BAT	ON	ON	OFF	OFF	OFF
no AC/Battery	ON	OFF	OFF	OFF	OFF

PCI TABLE

PCI DEVICE	IDSEL	REQ#/GNT#	PIRQ
NONE			

PCH IBEX PEAK-M	USB PORT#	DESTINATION
	0	Side pair Top / left
	1	Side pair Bottom / left
	2	USB W/ E-SATA port
	3	Reserved
	4	Mini Card (WLAN)
	5	Mini Card (WWAN)
	6	Reserved
	7	Reserved
	8	Mini Card (WPAN)
	9	TV
	10	Express Card
	11	Camera

PCH IBEX PEAK-M	PCI EXPRESS	DESTINATION
	Lane 1	Mini Card-1 WWAN
	Lane 2	Mini Card-2 WLAN
	Lane 3	Mini Card-3 WPAN
	Lane 4	Express Card
	Lane 5	Cardreader
	Lane 6	LOM