



## Kirin (FX2 with NS)

**VER : 1A**





## INDEX

| Page | Description           |
|------|-----------------------|
| 1    | BLOCK DIAGRAM         |
| 2    | FRONT PAGE            |
| 3    | ATHLON64 HT I/F       |
| 4    | ATHLON64 DDRII MEMORY |
| 5    | ATHLON64 CTRL & DEBUG |
| 6    | ATHLON64 PWR & GND    |
| 7    | DDRII SODIMMX2        |
| 8    | DDRII TERMINATION     |
| 9    | RS485-HT LINK0 I/F    |
| 10   | RS485-PCIE LINK I/F   |
| 11   | RS485-LVDS            |
| 12   | RS485-POWER           |
| 13   | CLOCK GENERATOR       |
| 14   | SB600M-PCIE/PCI/LPC   |
| 15   | SB600M ACPI/USB/AC97  |
| 16   | SB600M HDD/POWER      |
| 17   | SB600M STRAPS         |
| 18   | LCD CONN              |
| 19   | CRT                   |
| 20   | 5C832/PCI             |
| 21   | CARD READER           |
| 22   | CARD READER CONN      |
| 23   | SATA HDD & PATA ODD   |
| 24   | MINI Card             |
| 25   | MINI Card             |
| 26   | MDC CONN              |
| 27   | PC97551 & FLASH       |
| 28   | USB                   |
| 29   | EMI & Screw hole      |
| 30   | SWITCH & TP & LED     |
| 31   | Azelia CODEC          |
| 32   | AUDIO CONN            |
| 33   | LAN(BCM4401)          |
| 34   | LAN JACK              |
| 35   | KB & THERMAL & FAN    |
| 36   | CHARGER (MAX8731)     |
| 37   | VHCORE (MAX8774)      |
| 38   | SYSTEM (MAX8734)      |
| 39   | VCCP & DDR2 (MAX8743) |
| 40   | RUN POWER SW          |
| 41   | DCIN,Batt             |
| 42   | MINI PCI(for debug)   |
| 43   | Power On Sequence     |
| 44   | Power On Diagram      |
| 45   | SMBUS BLOCK           |




VLDT\_Ax AND VLDT\_Bx ARE CONNECTED TO THE LDT\_RUN POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE


Athlon 64 S1  
Processor Socket

changed from 10p to 180p as AMD suggestion

**LAYOUT:** Place bypass cap on topside of board




VDD, VTT, SUS, CPU, IS CONNECTED TO THE VDD, VTT, SUS POWER SUPPLY THROUGH THE PACKAGE OR ON THE DIE. IT IS ONLY CONNECTED ON THE BOARD TO DECOUPLING NEAR THE CPU PACKAGE




PLACE THEM CLOSE TO CPU WITHIN 1"

DDR II: CMD/CTRL/CLK  
Athlon 64 S1  
Processor Socket





## Processor DDR2 Memory Interface



# ATHLON Control and Debug


LAYOUT: ROUTE VDDA TRACE APPROX. 50 mils WIDE (USE 2x25 mil TRACES TO EXIT BALL FIELD) AND 500 mils LONG.

## CPU\_VDDA\_RUN



R14 close U1 within 600 mil, C30 & C31 close U1 within 1250 mil

If AMD SI is not used, the SID pin can be left unconnected and SIC should have a 300-Ω (±5%) pull-down to VSS.




for CPU rev.F; if for rev.G, populate R7,R9,R523,R524 and depopulate R10

place them to CPU within 1"


To Power

for +1.8V\_SUS feedback



change for SB600 from SB460

R527 can be used for EMI verifying, place close to CPU




0428: depopulate R24 & Q2, because AMD Errata 141 "PROCHOT\_L should not be used as an output from the processor"

SB this pin is 3.3V, need it level-shift.

delete ED5 H\_THERMTRIP# circuit




delete ED5 thermal sensor




AMD NPT S1 SOCKET Processor Socket





change TEST 12/14/15/20/22/24/27 to be NC pin without pull up or pull down




If no use which Net need pull-up or down

add HDT connector for debug convenience









## PROCESSOR POWER AND GROUND













delete PCIE signal , original LAN & Mini Card of ED5



R93: 10KOhm FOR RS485  
1.47KOhm FOR RS690  
R92: 8.25KOhm FOR RS485  
DNI FOR RS690



RS485M A12 HT

R95: 150 Ohm FOR RS485  
562 Ohm FOR RS690  
R94: Ward update to 100 Ohm FOR RS485  
2KOhm FOR RS690




Place these caps close to connector





QUANTA  
COMPUTER


|                               |                 |          |           |
|-------------------------------|-----------------|----------|-----------|
| Title<br>RS485-PCIE LINK I/F  |                 |          |           |
| Size<br>FX2                   | Document Number |          | Rev<br>1A |
| Date:<br>Friday, May 05, 2006 | Sheet<br>10     | of<br>47 |           |




SUGGEST REMOVE L11 BEAD SAME AS CPU  
1.2 PLAN FSB UNDER THIS PLAN














SB600 has 15K internal PD for AC\_SDOUT  
15K internal PU for RTC\_CLK  
,External PU/PD is not required.



REQUIRED STRAPS

|           |                     | PCLK_MINI    |                | PCLK_591  |                                  |
|-----------|---------------------|--------------|----------------|-----------|----------------------------------|
|           | AC_SDOUT            | RTC_CLK      | PCI_CLK4       | PCI_CLK6  | PCI_CLK0 PCI_CLK1                |
| PULL HIGH | USE DEBUG STRAPS    | INTERNAL RTC | USE INT. PLL48 | CPU IF=K8 | H, H = PCI ROM<br>H, L = SPI ROM |
| PULL LOW  | IGNORE DEBUG STRAPS | EXTERNAL RTC | USE EXT. 48MHZ | CPU IF=P4 | L, H = LPC ROM<br>L, L = FWH ROM |



SB600 HAS 15K INTERNAL PU FOR PCI\_AD[28:23]

DEBUG STRAPS

|           | PDACK#          | PCI_AD28        | PCI_AD27       | PCI_AD26         | PCI_AD25       | PCI_AD24                | PCI_AD23                |
|-----------|-----------------|-----------------|----------------|------------------|----------------|-------------------------|-------------------------|
| PULL HIGH | USE LONG RESET  | Use Long Reset  | USE PCI PLL    | USE ACPI BCLK    | USE IDE PLL    | USE DEFAULT PCIE STRAPS | boot fail time disabled |
| PULL LOW  | USE SHORT RESET | Use Short Reset | BYPASS PCI PLL | BYPASS ACPI BCLK | BYPASS IDE PLL | USE EEPROM PCIE STRAPS  | boot fail time enabled  |

SB460 Only

SB600 Only

SB600 Only

QUANTA COMPUTER

Title

SB600M STRAPS

Size


Document Number FX2

Rev 1A


Date:

Friday, May 05, 2006

Sheet 17 of 47





as Tom suggestion , connect  
to EC "MBCLK" & "MBDATA".






VGA is kept as FM1's solution.  
Page 6 has some change for DDCCLK & DDCDAT.

Place All of those  
Inductors Caps close  
to JVGA1 <200 mils



Place D4,D5,D6 close  
to JVGA1 <200 mils

delete Svideo for defeature











U15B

|     |           |
|-----|-----------|
| 10  | VCC_PCI1  |
| 20  | VCC_PCI2  |
| 27  | VCC_PCI3  |
| 32  | VCC_PCI4  |
| 41  | VCC_PCI5  |
| 128 | VCC_PCI6  |
| 61  | VCC_RIN   |
| 18  | VCC_ROUT1 |
| 34  | VCC_ROUT2 |
| 64  | VCC_ROUT3 |
| 114 | VCC_ROUT4 |
| 120 | VCC_ROUT5 |


  

|         |     |         |
|---------|-----|---------|
| AD31    | 125 | AD31    |
| AD30    | 126 | AD30    |
| AD29    | 127 | AD29    |
| AD28    | 2   | AD28    |
| AD27    | 3   | AD27    |
| AD26    | 4   | AD26    |
| AD25    | 5   | AD25    |
| AD24    | 6   | AD24    |
| AD23    | 9   | AD23    |
| AD22    | 11  | AD22    |
| AD21    | 12  | AD21    |
| AD20    | 14  | AD20    |
| AD19    | 15  | AD19    |
| AD18    | 17  | AD18    |
| AD17    | 18  | AD17    |
| AD16    | 36  | AD16    |
| AD15    | 37  | AD15    |
| AD14    | 38  | AD14    |
| AD13    | 39  | AD13    |
| AD12    | 40  | AD12    |
| AD11    | 42  | AD11    |
| AD10    | 43  | AD10    |
| AD9     | 44  | AD9     |
| AD8     | 46  | AD8     |
| AD7     | 47  | AD7     |
| AD6     | 48  | AD6     |
| AD5     | 49  | AD5     |
| AD4     | 50  | AD4     |
| AD3     | 51  | AD3     |
| AD2     | 52  | AD2     |
| AD1     | 53  | AD1     |
| AD0     | 54  | AD0     |
| PAR     | 7   | PAR     |
| CBE3#   | 21  | CBE3#   |
| CBE2#   | 35  | CBE2#   |
| CBE1#   | 45  | CBE1#   |
| CBE0#   | 46  | CBE0#   |
| IDSEL   | 47  | IDSEL   |
| REQ#    | 124 | REQ#    |
| GNT#    | 125 | GNT#    |
| FRAME#  | 23  | FRAME#  |
| IRDY#   | 24  | IRDY#   |
| TRDY#   | 25  | TRDY#   |
| DEVSEL# | 26  | DEVSEL# |
| STOP#   | 29  | STOP#   |
| PERR#   | 30  | PERR#   |
| SERR#   | 31  | SERR#   |
| GBRST#  | 71  | GBRST#  |
| PCIRST# | 119 | PCIRST# |
| PCICLK  | 121 | PCICLK  |
| PME#    | 70  | PME#    |
| CLKRUN# | 117 | CLKRUN# |


RSC832T\_V00



— change name for ED5  
 — copy ED5 to FX2  
 — Waiting to check




Waiting to check  
 LINK SB460  
 SERIRQ PIN  
 PCLK\_PCM




DO NOT INSERT SD/MMC SIMULTANEOUSLY.




changed for SD/MMC/SDIO only



For SD/MS power




## SATA HDD






SATA drive vendors will use only 5V supply from the system and will derive 3.3V on the drive. If drive power goals are not achieved, drive vendors will use both 5V and 3.3V supplies from the system. Initial power saving using 3.3V from system is less than 5%.


Power Estimate:  
SATA drive power consumption estimate at MobileMark is 1.1W. An additional 150mW can be saved using Intel's IMST driver.




## PATA ODD






0502 : reserve L66 for current measurement , can be removed and short directly after RTS ; and change +5V\_RUN to +5V\_ODD for ODD side power




MINI CARD



- change name for ED5
- copy ED5 to FX2
- Waiting to check



# Express Card



- change name for ED5
- copy ED5 to FX2
- Waiting to check

NEW CARD GUIDE POST  
TOP side.

swap traces as "fx2\_swap-0412"




as ED5 application

reserve for pull up

+1.5V\_CARD Max. 650mA, Average 500mA  
+3V\_CARD Max. 1300mA, Average 1000mA

+1.5V\_CARD Max. 650mA, Average 500mA  
+3V\_CARD Max. 1300mA, Average 1000mA


0427 : change from only net  
name to symbol "power point"




# MDC INTERFACE

## MDC Layout Notes


1. Tip and Ring trace width = 25 mils
2. Spacing between Tip and Ring = 25 mils
3. Tip and Ring connector pitch = 25 mils
4. Keep out area from Tip and Ring to other signals = 100 mils
5. Power and Ground minimum trace width to connector = 20 mils
6. Route Tip and Ring on one layer only (top or bottom)
7. Modem internal cable wire size = 26 AWG (stranded or twisted pair wire)



- change name for ED5
- copy ED5 to FX2
- Waiting to check






delete Bluetooth  
for defeature




8Mbit (1M Byte), SPI


- change name for ED5
- copy ED5 to FX2
- Waiting to check












0427 : change from  
BREATH\_LED to BREATH\_LED#



- change name for ED5
- copy ED5 to FX2
- Waiting to check





| GAIN0 | GAIN1 | AV     |
|-------|-------|--------|
| 0     | 0     | 6dB    |
| 0     | 1     | 10dB   |
| 1     | 0     | 15.6dB |
| 1     | 1     | 21.6dB |



QUANTA

COMPUTER

Title

Azella CODEC

Size

Document Number

Rev

FX2

1A

Date:


Friday, May 05, 2006

Sheet

31


of

47



Place C607 close to pin65

EMI requirement on 0812



change name for ED5

copy ED5 to FX2

Waiting to check

as ED5 application , need  
to delete "ALINK\_RST#" ??

Resistors must be rated at least 1/16W. Place termination resistors close to the ASIC.

**Note: BCM4401 requires 16-bit R/W data width**

**Note:** The BCM4401 has weak internal pulldown resistors on the following signals:  
SPROM\_CS, SPROM\_CLK, SPROM\_DOUT, SPROM\_DIN.

Refer to M07\_L0M4401\_X06 schematic.  
R489 and R490 removed from schematic  
because of Bios can configure the  
state of CLKRUN# signal.


as ED5 application   
0504 : for WOL at S3 , populate R221,R222 , add Q56 , delete R225

Note: EXT\_POR\_L has a internal pull up.





QUANTA  
COMPUTER

|              |                      |       |          |
|--------------|----------------------|-------|----------|
| Title        |                      |       |          |
| LAN(BCM4401) |                      |       |          |
| Size         | Document Number      |       | Rev      |
|              | FX2                  |       | 1A       |
| Date:        | Friday, May 05, 2006 | Sheet | 33 of 47 |




- change name for ED5
- copy ED5 to FX2
- Waiting to check
- copy DM5 to FX2






Notes:  
Vset=(Tp-70)/21  
3.3\*(R543/R542+R543)=(Tp-70)/21  
Where Tp=70 to 101 degree C  
Set trip point=85 degree C  
Vset = (85-76)/16= 0.625 V  
Guardian II temp-tolerance= +/-3 degree C

as FM1 keyboard matrix & "e0788.1104a\_swap-0422"





KBC

wait to discuss !!



0427 : change Q54 from 2N7002W-7-F to 3904 ; C672 from .1U/10V/0402 to .1U/50V/0603 as voltage level & timing concern









PR67 is reserved for AMD Earthshine load tool during validation and testing


Peak current maximum is on 35A

| D5 | D4 | D3 | D2 | D1 | D0 | Output  | D5 | D4 | D3 | D2 | D1 | D0 | Output  |
|----|----|----|----|----|----|---------|----|----|----|----|----|----|---------|
| 0  | 0  | 0  | 0  | 0  | 0  | 1.5500V | 1  | 0  | 0  | 0  | 0  | 0  | 0.7500V |
| 0  | 0  | 0  | 0  | 0  | 1  | 1.5250V | 1  | 0  | 0  | 0  | 0  | 1  | 0.7375V |
| 0  | 0  | 0  | 0  | 0  | 1  | 1.5000V | 1  | 0  | 0  | 0  | 1  | 0  | 0.7250V |
| 0  | 0  | 0  | 0  | 1  | 0  | 1.4750V | 1  | 0  | 0  | 0  | 1  | 1  | 0.7125V |
| 0  | 0  | 0  | 0  | 1  | 1  | 1.4500V | 1  | 0  | 0  | 1  | 0  | 0  | 0.7000V |
| 0  | 0  | 0  | 1  | 0  | 0  | 1.4250V | 1  | 0  | 0  | 1  | 0  | 1  | 0.6875V |
| 0  | 0  | 0  | 1  | 0  | 1  | 1.4000V | 1  | 0  | 0  | 1  | 1  | 0  | 0.6750V |
| 0  | 0  | 0  | 1  | 1  | 0  | 1.3750V | 1  | 0  | 1  | 0  | 0  | 0  | 0.6625V |
| 0  | 0  | 0  | 1  | 1  | 1  | 1.3500V | 1  | 0  | 1  | 0  | 0  | 1  | 0.6500V |
| 0  | 0  | 1  | 0  | 0  | 0  | 1.3250V | 1  | 0  | 1  | 0  | 1  | 0  | 0.6375V |
| 0  | 0  | 1  | 0  | 0  | 1  | 1.3000V | 1  | 0  | 1  | 0  | 1  | 1  | 0.6250V |
| 0  | 0  | 1  | 0  | 1  | 0  | 1.2750V | 1  | 0  | 1  | 1  | 0  | 0  | 0.6125V |
| 0  | 0  | 1  | 0  | 1  | 1  | 1.2500V | 1  | 0  | 1  | 1  | 0  | 1  | 0.6000V |
| 0  | 0  | 1  | 1  | 0  | 0  | 1.2250V | 1  | 0  | 1  | 1  | 0  | 1  | 0.5875V |
| 0  | 0  | 1  | 1  | 0  | 1  | 1.2000V | 1  | 0  | 1  | 1  | 1  | 0  | 0.5750V |
| 0  | 0  | 1  | 1  | 1  | 0  | 1.1750V | 1  | 0  | 1  | 1  | 1  | 1  | 0.5625V |
| 0  | 0  | 1  | 1  | 1  | 1  | 1.1500V | 1  | 1  | 0  | 0  | 0  | 0  | 0.5500V |
| 0  | 1  | 0  | 0  | 0  | 0  | 1.1250V | 1  | 1  | 0  | 0  | 0  | 1  | 0.5375V |
| 0  | 1  | 0  | 0  | 0  | 1  | 1.1000V | 1  | 1  | 0  | 0  | 1  | 0  | 0.5250V |
| 0  | 1  | 0  | 0  | 1  | 0  | 1.0750V | 1  | 1  | 0  | 0  | 1  | 1  | 0.5125V |
| 0  | 1  | 0  | 0  | 1  | 1  | 1.0500V | 1  | 1  | 0  | 1  | 0  | 0  | 0.5000V |
| 0  | 1  | 0  | 1  | 0  | 0  | 1.0250V | 1  | 1  | 0  | 1  | 0  | 1  | 0.4875V |
| 0  | 1  | 0  | 1  | 0  | 1  | 1.0000V | 1  | 1  | 0  | 1  | 1  | 0  | 0.4750V |
| 0  | 1  | 0  | 1  | 1  | 0  | 0.9750V | 1  | 1  | 0  | 1  | 1  | 1  | 0.4625V |
| 0  | 1  | 0  | 1  | 1  | 1  | 0.9500V | 1  | 1  | 1  | 0  | 0  | 0  | 0.4500V |
| 0  | 1  | 1  | 0  | 0  | 0  | 0.9250V | 1  | 1  | 1  | 0  | 0  | 1  | 0.4375V |
| 0  | 1  | 1  | 0  | 0  | 1  | 0.9000V | 1  | 1  | 1  | 0  | 1  | 0  | 0.4250V |
| 0  | 1  | 1  | 0  | 1  | 0  | 0.8750V | 1  | 1  | 1  | 0  | 1  | 1  | 0.4125V |
| 0  | 1  | 1  | 0  | 1  | 1  | 0.8500V | 1  | 1  | 1  | 1  | 0  | 0  | 0.4000V |
| 0  | 1  | 1  | 1  | 0  | 0  | 0.8250V | 1  | 1  | 1  | 1  | 0  | 1  | 0.3875V |
| 0  | 1  | 1  | 1  | 0  | 1  | 0.8000V | 1  | 1  | 1  | 1  | 1  | 0  | 0.3750V |
| 0  | 1  | 1  | 1  | 1  | 0  | 0.7750V | 1  | 1  | 1  | 1  | 1  | 1  | 0.3625V |










|       |                      |       |           |
|-------|----------------------|-------|-----------|
| Title |                      |       | DCIN,Batt |
| Size  | Document Number      | Rev   |           |
|       | FX2                  | 1A    |           |
| Date: | Friday, May 05, 2006 | Sheet | 41 of 47  |

# MPC




QUANTA  
COMPUTER


Sheet 42 of 47



# Power On Sequence



T6: NB core voltage to NB\_PWRGD  
T7: NB\_PWRGD to SB\_PWRGD  
T8D: SB\_PWRGD to CPU\_PWRGD  
T8A: ALINK\_RST# to PCIRST#  
T9: SB\_PWRGD to PCIRST#  
T8C: PCIRST# to LDT\_RST#



AC Only Power On Diagram

- |                      |                         |                  |                 |
|----------------------|-------------------------|------------------|-----------------|
| (1) +3.3V_SRC        | (8) SUSON, SUSD         | (13) +VCC_CORE   | (20) CPU_PWRGD  |
| (2) S5_ON            | (9) +5V_SUS             | (14) CPU_COREPG  | (21) ALINK_RST# |
| (3) +3V_S5, +1.2V_S5 | (10) MAINON             | (15) VLDT_RUN_ON | (22) PCI_RST#   |
| (4) RSMRST           | (11) +5V_RUN, +3.3V_RUN | (16) +1.2_VCCP   | (23) LDT_RST#   |
| (5) POWER_SW#        | (12) VRON               | (17) HWPG_1.2V   |                 |
| (6) DNBSWON#         |                         | (18) NB_PWRGD    |                 |
| (7) SUSC#, SUBS#     |                         | (19) EC_PWRGD    |                 |

