


VM8G Block Diagram Intel Discrete GFX


VER : F3B









PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Penryn
5-10	Cantiga
11-14	ICH9M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
18-24	M92-S2
25	LCD Conn.
26	CRT Conn
27	BLANK PAGE
28	Express Card
29	SIO (ITE8512)
30	FLASH/RTC
31	Mini Card / BT
32	USB
33	SATA Conn
34	TP / KEYBOARD
35	SWITCH /LED
36	FAN & Thermal
37	Audio CODEC(CX20583-10z)/Phone Jack
38	Module Board
39	LAN / TRANSFORM
40	BLANK PAGE
41	Charger (MAX8731A)
42	1.05VCCP / 1.5VRUJN
43	DDR2_1.8VSUS, 0.9V
44	CPU MAX17410 (2phase)
45	MAX17020 (+5.5V,+3.3V)
46	RUN Power Switch
47	DCIN,Batt
48	PAD& SCREW
49	VGA GFX CORE
50	EMI CAP
51	SMBUS BLOCK
52	Power Block Dianram

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,25,30,39,41,42,43,44,45,49,50	MAIN POWER		S0-S5
+RTC_CELL	+3.0V~+3.3V	11,14,29,30	RTC		S0-S5
+3.3V_ALW	+3.3V	3,13,29,30,35,39,40,41,43,45,46,47	8051 POWER	ALWON	S0-S5
+5V_ALW2	+5V	42,43,45,46,47,49	LCD/CHARGE POWER	ALWON	S0-S5
+15V_ALW	+15V	25,45,46	LARGE POWER	+5V_ALW	S0-S5
+3.3V_LAN	+3.3V	39	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,32,35,44,45,46,49,50	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,19,25,28,35,42,44,46,49	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,42,43,46,49	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,43,46	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,20,25,26,33,34,35,36,37,46,50	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	3,6,8,9,11,12,13,14,15,17,19,25,26,27,28,29,31,33,35,36,37,39,46,50	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,28,31,42,46,50	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,42,50	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,44	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	25	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	33	Module Power	MODC_EN#	
+5V_HDD	+5V	33	HDD Power	HDDC_EN#	
+PBATT	+10V~+17V		MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V		SECOND BATTERY	CHG_SBATT	
+1.1V_GFX_PCIE	+1.1V	20	GFX PCIE POWER	GFX_RUN_ON	
+VCC_GFX_CORE	+0.9~+1.1	20,23,49	GFX CORE POWER	GFX_RUN_ON	

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	







U12A

H D#0	F2	H D# 0
H D#1	G8	H D# 1
H D#2	F8	H D# 2
H D#3	E6	H D# 3
H D#4	G2	H D# 4
H D#5	H6	H D# 5
H D#6	H2	H D# 6
H D#7	F6	H D# 7
H D#8	D4	H D# 8
H D#9	H3	H D# 9
H D#10	M9	H D# 10
H D#11	J1	H D# 11
H D#12	J2	H D# 12
H D#13	N12	H D# 13
H D#14	J6	H D# 14
H D#15	L2	H D# 15
H D#16	R2	H D# 16
H D#17	N9	H D# 17
H D#18	L6	H D# 18
H D#19	M5	H D# 19
H D#20	J3	H D# 20
H D#21	N2	H D# 21
H D#22	R1	H D# 22
H D#23	N5	H D# 23
H D#24	N6	H D# 24
H D#25	P13	H D# 25
H D#26	N8	H D# 26
H D#27	L7	H D# 27
H D#28	N10	H D# 28
H D#29	M3	H D# 29
H D#30	Y2	H D# 30
H D#31	Y6	H D# 31
H D#32	Y10	H D# 32
H D#33	Y12	H D# 33
H D#34	Y14	H D# 34
H D#35	Y17	H D# 35
H D#36	Y27	H D# 36
H D#37	Y28	H D# 37
H D#38	Y29	H D# 38
H D#39	Y30	H D# 39
H D#40	Y31	H D# 40
H D#41	Y32	H D# 41
H D#42	Y33	H D# 42
H D#43	Y34	H D# 43
H D#44	Y35	H D# 44
H D#45	Y36	H D# 45
H D#46	Y37	H D# 46
H D#47	Y38	H D# 47
H D#48	Y39	H D# 48
H D#49	Y40	H D# 49
H D#50	Y41	H D# 50
H D#51	Y42	H D# 51
H D#52	Y43	H D# 52
H D#53	Y44	H D# 53
H D#54	Y45	H D# 54
H D#55	Y46	H D# 55
H D#56	Y47	H D# 56
H D#57	Y48	H D# 57
H D#58	Y49	H D# 58
H D#59	Y50	H D# 59
H D#60	Y51	H D# 60
H D#61	Y52	H D# 61
H D#62	Y53	H D# 62
H D#63	Y54	H D# 63

HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	E16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	E17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35

H_ADS#	[3]	H_ADS#
H_ADSTB#_0	[3]	H_ADSTB#0
H_ADSTB#_1	[3]	H_ADSTB#1
H_BNR#	[3]	H_BNR#
H_BPRI#	[3]	H_BPRI#
H_BRQ#	[3]	H_BRQ#
H_DEFER#	[3]	H_DEFER#
H_DESY#	[3]	H_DESY#
HPLL_CLK	[17]	CLK_MCH_BCLK
HPLL_CLK#	[17]	CLK_MCH_BCLK#
H_DPWR#	[3]	H_DPWR#
H_DRDY#	[3]	H_DRDY#
H_HIT#	[3]	H_HIT#
H_HITM#	[3]	H_HITM#
H_LOCK#	[3]	H_LOCK#
H_TRDY#	[3]	H_TRDY#

H_DINV#_0	[3]	H_DINV#0
H_DINV#_1	[3]	H_DINV#1
H_DINV#_2	[3]	H_DINV#2
H_DINV#_3	[3]	H_DINV#3

H_DSTBN#_0	[3]	H_DSTBN#0
H_DSTBN#_1	[3]	H_DSTBN#1
H_DSTBN#_2	[3]	H_DSTBN#2
H_DSTBN#_3	[3]	H_DSTBN#3







H_DSTBP#_0	[3]	H_DSTBP#0
H_DSTBP#_1	[3]	H_DSTBP#1
H_DSTBP#_2	[3]	H_DSTBP#2
H_DSTBP#_3	[3]	H_DSTBP#3

H_REQ#_0	[3]	H_REQ#0
H_REQ#_1	[3]	H_REQ#1
H_REQ#_2	[3]	H_REQ#2
H_REQ#_3	[3]	H_REQ#3
H_REQ#_4	[3]	H_REQ#4

H_RS#_0	[3]	H_RS#0
H_RS#_1	[3]	H_RS#1
H_RS#_2	[3]	H_RS#2

For EA test use

ET8	1	H_DSTBP#0
ET4	1	H_D#7
ET1	1	H_D#12
ET6	1	H_DSTBN#1
ET7	1	H_DSTBP#1
ET5	1	H_D#29
ET3	1	H_D#21
ET2	1	H_D#32



CFG5	DMI X2 Select	Low=DMIX2 High=DMIX4(Default)
CFG9	PCI Express Graphic Lane	Low= Reverse Lane High=Normal operation
CFG16	FSB dynamic ODT	Low=dynamic ODT Disable High=dynamic ODT Enable(default)
CFG19	DMI Lane Reversal	Low=Normal(default). High=Lane Reversed
CFG20	SDVO/PCIE Concurrent Operation	Low=Only SDVO or PCIExi is (default) High=SDVO and PCIExi are operati simultaneously via PEG port
SDVO_CTRL_DATA	SDVO Present	Low=No SDVO Device Present (default) High=SDVO Device Present

[15] DDR_A_D[0..63]

DDR A D0	AJ38	SA_DQ_0
DDR A D1	AJ41	SA_DQ_1
DDR A D2	AN38	SA_DQ_2
DDR A D3	AM38	SA_DQ_3
DDR A D4	AJ36	SA_DQ_4
DDR A D5	AJ40	SA_DQ_5
DDR A D6	AM44	SA_DQ_6
DDR A D7	AM42	SA_DQ_7
DDR A D8	AN43	SA_DQ_8
DDR A D9	AN44	SA_DQ_9
DDR A D10	AJ40	SA_DQ_10
DDR A D11	AT36	SA_DQ_11
DDR A D12	AN41	SA_DQ_12
DDR A D13	AN39	SA_DQ_13
DDR A D14	AJ44	SA_DQ_14
DDR A D15	AJ42	SA_DQ_15
DDR A D16	AV39	SA_DQ_16
DDR A D17	AY44	SA_DQ_17
DDR A D18	BA40	SA_DQ_18
DDR A D19	BD43	SA_DQ_19
DDR A D20	AV41	SA_DQ_20
DDR A D21	AY43	SA_DQ_21
DDR A D22	BA41	SA_DQ_22
DDR A D23	BC40	SA_DQ_23
DDR A D24	AY37	SA_DQ_24
DDR A D25	BD38	SA_DQ_25
DDR A D26	AV37	SA_DQ_26
DDR A D27	AT36	SA_DQ_27
DDR A D28	AY38	SA_DQ_28
DDR A D29	BB38	SA_DQ_29
DDR A D30	AV36	SA_DQ_30
DDR A D31	AW36	SA_DQ_31
DDR A D32	BD13	SA_DQ_32
DDR A D33	AJ11	SA_DQ_33
DDR A D34	BC11	SA_DQ_34
DDR A D35	BA12	SA_DQ_35
DDR A D36	AJ13	SA_DQ_36
DDR A D37	AV13	SA_DQ_37
DDR A D38	BD12	SA_DQ_38
DDR A D39	BC12	SA_DQ_39
DDR A D40	BB9	SA_DQ_40
DDR A D41	BA9	SA_DQ_41
DDR A D42	AJ10	SA_DQ_42
DDR A D43	AV9	SA_DQ_43
DDR A D44	BA11	SA_DQ_44
DDR A D45	BD9	SA_DQ_45
DDR A D46	AY8	SA_DQ_46
DDR A D47	BA6	SA_DQ_47
DDR A D48	AV5	SA_DQ_48
DDR A D49	AV7	SA_DQ_49
DDR A D50	AT9	SA_DQ_50
DDR A D51	AN8	SA_DQ_51
DDR A D52	AJ5	SA_DQ_52
DDR A D53	AJ6	SA_DQ_53
DDR A D54	AT5	SA_DQ_54
DDR A D55	AN10	SA_DQ_55
DDR A D56	AM11	SA_DQ_56
DDR A D57	AM5	SA_DQ_57
DDR A D58	AJ9	SA_DQ_58
DDR A D59	AJ8	SA_DQ_59
DDR A D60	AM12	SA_DQ_60
DDR A D61	AM13	SA_DQ_61
DDR A D62	AJ11	SA_DQ_62
DDR A D63	AJ12	SA_DQ_63

U12D

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

BD21 DDR A BS0
RG18 DDR A BS1
AT25 DDR A BS2

BB20 DDR A RAS#
BD20 DDR A CAS#
AY20 DDR A WE#

AM37 DDR A DM0
AT41 DDR A DM1
AY41 DDR A DM2
AU39 DDR A DM3
BB12 DDR A DM4
AY6 DDR A DM5
AT7 DDR A DM6
AJ5 DDR A DM7

AJ44 DDR A DQS0
AT44 DDR A DQS1
BA43 DDR A DQS2
BC37 DDR A DQS3
AW12 DDR A DQS4
BC8 DDR A DQS5
AU8 DDR A DQS6
AM7 DDR A DQS7

AJ43 DDR A DQS#0
AT43 DDR A DQS#1
BA44 DDR A DQS#2
BD37 DDR A DQS#3
AY12 DDR A DQS#4
BD8 DDR A DQS#5
AU9 DDR A DQS#6
AM8 DDR A DQS#7

BA21 DDR A MA0
BC24 DDR A MA1
BG24 DDR A MA2
BH24 DDR A MA3
BG25 DDR A MA4
BA24 DDR A MA5
BD24 DDR A MA6
BG27 DDR A MA7
BF25 DDR A MA8
AW24 DDR A MA9
RC21 DDR A MA10
BG26 DDR A MA11
BH26 DDR A MA12
BH17 DDR A MA13
AY25 DDR A MA14

[15] DDR_B_D[0..63]

DDR B D0	AK47	SB_DQ_0
DDR B D1	AH46	SB_DQ_1
DDR B D2	AP47	SB_DQ_2
DDR B D3	AP46	SB_DQ_3
DDR B D4	AJ46	SB_DQ_4
DDR B D5	AJ48	SB_DQ_5
DDR B D6	AM48	SB_DQ_6
DDR B D7	AP48	SB_DQ_7
DDR B D8	AJ47	SB_DQ_8
DDR B D9	AJ46	SB_DQ_9
DDR B D10	BA48	SB_DQ_10
DDR B D11	AY48	SB_DQ_11
DDR B D12	AT47	SB_DQ_12
DDR B D13	AR47	SB_DQ_13
DDR B D14	BA47	SB_DQ_14
DDR B D15	BC47	SB_DQ_15
DDR B D16	RC46	SB_DQ_16
DDR B D17	BC44	SB_DQ_17
DDR B D18	BG43	SB_DQ_18
DDR B D19	BF43	SB_DQ_19
DDR B D20	BE45	SB_DQ_20
DDR B D21	BC41	SB_DQ_21
DDR B D22	BE40	SB_DQ_22
DDR B D23	BE41	SB_DQ_23
DDR B D24	BG38	SB_DQ_24
DDR B D25	BE38	SB_DQ_25
DDR B D26	BH35	SB_DQ_26
DDR B D27	BG35	SB_DQ_27
DDR B D28	BH40	SB_DQ_28
DDR B D29	BG39	SB_DQ_29
DDR B D30	BG34	SB_DQ_30
DDR B D31	BH34	SB_DQ_31
DDR B D32	BH14	SB_DQ_32
DDR B D33	BG12	SB_DQ_33
DDR B D34	BH11	SB_DQ_34
DDR B D35	BG8	SB_DQ_35
DDR B D36	BH12	SB_DQ_36
DDR B D37	BE11	SB_DQ_37
DDR B D38	BE8	SB_DQ_38
DDR B D39	BG7	SB_DQ_39
DDR B D40	BC5	SB_DQ_40
DDR B D41	BC6	SB_DQ_41
DDR B D42	AY3	SB_DQ_42
DDR B D43	AY1	SB_DQ_43
DDR B D44	BE6	SB_DQ_44
DDR B D45	BE5	SB_DQ_45
DDR B D46	BA1	SB_DQ_46
DDR B D47	BD3	SB_DQ_47
DDR B D48	AV2	SB_DQ_48
DDR B D49	AJ3	SB_DQ_49
DDR B D50	AR2	SB_DQ_50
DDR B D51	AN2	SB_DQ_51
DDR B D52	AY2	SB_DQ_52
DDR B D53	AV1	SB_DQ_53
DDR B D54	AP3	SB_DQ_54
DDR B D55	AR1	SB_DQ_55
DDR B D56	AL1	SB_DQ_56
DDR B D57	AL2	SB_DQ_57
DDR B D58	AJ1	SB_DQ_58
DDR B D59	AM2	SB_DQ_59
DDR B D60	AM1	SB_DQ_60
DDR B D61	AM3	SB_DQ_61
DDR B D62	AH3	SB_DQ_62
DDR B D63	AJ3	SB_DQ_63

U12E

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

BC16 DDR B BS0
RB17 DDR B BS1
BB33 DDR B BS2

AU17 DDR B RAS#
BG16 DDR B CAS#
BF14 DDR B WE#

AM47 DDR B DM0
AY47 DDR B DM1
BD40 DDR B DM2
BE35 DDR B DM3
BG11 DDR B DM4
BA3 DDR B DM5
AP1 DDR B DM6
AK2 DDR B DM7


AL47 DDR B DQS0
AV48 DDR B DQS1
BG41 DDR B DQS2
BG37 DDR B DQS3
BH9 DDR B DQS4
BB2 DDR B DQS5
AU1 DDR B DQS6
AN6 DDR B DQS7











AL46 DDR B DQS#0
AV47 DDR B DQS#1
BH41 DDR B DQS#2
BH37 DDR B DQS#3
BG9 DDR B DQS#4
BC2 DDR B DQS#5
AT2 DDR B DQS#6
AN5 DDR B DQS#7



AV17 DDR B MA0
BA25 DDR B MA1
BC25 DDR B MA2
AU25 DDR B MA3
AW25 DDR B MA4
BB28 DDR B MA5
AU28 DDR B MA6
AW28 DDR B MA7
AT33 DDR B MA8
BD33 DDR B MA9
BB16 DDR B MA10
AW33 DDR B MA11
AY33 DDR B MA12
BH15 DDR B MA13
AU33 DDR B MA14

DDR SYSTEM MEMORY B

CANTIGA_tp0











 **QUANTA**
COMPUTER



Title: Cantiga (VSS)		
Size: VM8G	Document Number: 10 of 53	Rev: 1B
Date: Saturday, June 06, 2009		



Place all series terms close to ICH9 except for SDIN input lines, which should be close to source.




SATA TX/RX capacitor need near to the connector.




Master HDD

SATA ODD







XOR Chain Entrance Strap		
ICH RSVD	ACZ_SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1





















Place TX DC blocking caps close ICH9.


Signal Pair	Capacitor	Delay	Destination
[31] PCIE_TX2- [31] PCIE_TX2+	C622 C623	0.1U 0.1U	PCIE_TXN2_C PCIE_TXP2_C
[28] PCIE_TX4- PCIE_TX4+	C629 C631	0.1U 0.1U	PCIE_TXN4_C PCIE_TXP4_C
[38] PCIE_TX5- [38] PCIE_TX5+	C445 C448	0.1U 0.1U	PCIE_TXN5_C PCIE_TXP5_C
[39] PCIE_TX6-/GLAN_TX- [39] PCIE_TX6+/GLAN_TX+	C637 C645	0.1U 0.1U	GLAN_TXN_C GLAN_TXP_C





Side Pair Left
Side Pair Left
Side Pair Right
Side Pair Right
Camera
Mini Card (WWAN)
Bluetooth
Express Card
Mini Card (WLAN)









A is required to route to Top SoDIMM for AMTto function. Ch.A SODIMM needs to be populated for Intel AMT support.




Place these Caps near So-Dimm1.




Place these Caps near So-Dimm2.




Place these Caps near So-Dimm1.



Place these Caps near So-Dimm2.



Non-iAMT



Non-iAMT

QUANTA COMPUTER



File: DDR2 SO-DIMM (200P) X 2

Size: Document Number VM8G




Date: Tuesday, June 02, 2009

Sheet 15 of 53




Rev 18




Add capacitor pads for improving WWAN.



Remove R143 0ohm
Ray 5/27






CK505
QFN64



Express Card

ITP_EN

PCI_ICH	10K-pull
0	Disable
1	Enable



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33

27M_SEL

27M_SEL (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	96/100M_T	96/100M_C
1 = Disc. GRFX down	SRCT0	SRCC0	27Mout	27MSSout



QUANTA
COMPUTER

File: CLOCK GENERATOR			
Size: Document Number	Rev 1B		
Date: Tuesday, June 02, 2009	Sheet: 17	of 53	

[6] PCIE_MTX_GRX_P[0..15]
[6] PCIE_MTX_GRX_N[0..15]

PCIE_MTX_GRX_P0 AF30
PCIE_MTX_GRX_N0 AE31

PCIE_MTX_GRX_P1 AE29
PCIE_MTX_GRX_N1 AD28

PCIE_MTX_GRX_P2 AD30
PCIE_MTX_GRX_N2 AC31

PCIE_MTX_GRX_P3 AC29
PCIE_MTX_GRX_N3 AB28

PCIE_MTX_GRX_P4 AB30
PCIE_MTX_GRX_N4 AA31

PCIE_MTX_GRX_P5 AA29
PCIE_MTX_GRX_N5 Y28

PCIE_MTX_GRX_P6 Y30
PCIE_MTX_GRX_N6 W31

PCIE_MTX_GRX_P7 W29
PCIE_MTX_GRX_N7 Y28

PCIE_MTX_GRX_P8 V30
PCIE_MTX_GRX_N8 U31

PCIE_MTX_GRX_P9 U29
PCIE_MTX_GRX_N9 T28

PCIE_MTX_GRX_P10 T30
PCIE_MTX_GRX_N10 R31

PCIE_MTX_GRX_P11 R29
PCIE_MTX_GRX_N11 P28

PCIE_MTX_GRX_P12 P30
PCIE_MTX_GRX_N12 N31

PCIE_MTX_GRX_P13 N29
PCIE_MTX_GRX_N13 M28

PCIE_MTX_GRX_P14 M30
PCIE_MTX_GRX_N14 L31

PCIE_MTX_GRX_P15 L29
PCIE_MTX_GRX_N15 K30

U17A
PART 1 OF 18

PCIE_RX0P
PCIE_RX0N

PCIE_RX1P
PCIE_RX1N

PCIE_RX2P
PCIE_RX2N

PCIE_RX3P
PCIE_RX3N

PCIE_RX4P
PCIE_RX4N

PCIE_RX5P
PCIE_RX5N

PCIE_RX6P
PCIE_RX6N

PCIE_RX7P
PCIE_RX7N

PCIE_RX8P
PCIE_RX8N

PCIE_RX9P
PCIE_RX9N

PCIE_RX10P
PCIE_RX10N

PCIE_RX11P
PCIE_RX11N

PCIE_RX12P
PCIE_RX12N

PCIE_RX13P
PCIE_RX13N

PCIE_RX14P
PCIE_RX14N

PCIE_RX15P
PCIE_RX15N

PCI EXPRESS INTERFACE

PCIE_TX0P
PCIE_TX0N

PCIE_TX1P
PCIE_TX1N

PCIE_TX2P
PCIE_TX2N

PCIE_TX3P
PCIE_TX3N

PCIE_TX4P
PCIE_TX4N

PCIE_TX5P
PCIE_TX5N

PCIE_TX6P
PCIE_TX6N

PCIE_TX7P
PCIE_TX7N

PCIE_TX8P
PCIE_TX8N

PCIE_TX9P
PCIE_TX9N

PCIE_TX10P
PCIE_TX10N

PCIE_TX11P
PCIE_TX11N

PCIE_TX12P
PCIE_TX12N

PCIE_TX13P
PCIE_TX13N

PCIE_TX14P
PCIE_TX14N

PCIE_TX15P
PCIE_TX15N

PCIE_CALRN
PCIE_CALRP

PCIE_MRX_GTX_C_P0
PCIE_MRX_GTX_C_N0

PCIE_MRX_GTX_C_P1
PCIE_MRX_GTX_C_N1

PCIE_MRX_GTX_C_P2
PCIE_MRX_GTX_C_N2

PCIE_MRX_GTX_C_P3
PCIE_MRX_GTX_C_N3

PCIE_MRX_GTX_C_P4
PCIE_MRX_GTX_C_N4

PCIE_MRX_GTX_C_P5
PCIE_MRX_GTX_C_N5

PCIE_MRX_GTX_C_P6
PCIE_MRX_GTX_C_N6

PCIE_MRX_GTX_C_P7
PCIE_MRX_GTX_C_N7

PCIE_MRX_GTX_C_P8
PCIE_MRX_GTX_C_N8

PCIE_MRX_GTX_C_P9
PCIE_MRX_GTX_C_N9

PCIE_MRX_GTX_C_P10
PCIE_MRX_GTX_C_N10

PCIE_MRX_GTX_C_P11
PCIE_MRX_GTX_C_N11

PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_C_N12

PCIE_MRX_GTX_C_P13
PCIE_MRX_GTX_C_N13

PCIE_MRX_GTX_C_P14
PCIE_MRX_GTX_C_N14

PCIE_MRX_GTX_C_P15
PCIE_MRX_GTX_C_N15

PCIE_CALRN
PCIE_CALRP

[6] PCIE_MRX_GTX_P[0..15]
[6] PCIE_MRX_GTX_N[0..15]

PCIE_MRX_GTX_P0 0.1U 2 1 C350 16 PCIE_MRX_GTX_C_P0

PCIE_MRX_GTX_P1 0.1U 2 1 C345 16 PCIE_MRX_GTX_C_P1

PCIE_MRX_GTX_P2 0.1U 2 1 C342 16 PCIE_MRX_GTX_C_P2

PCIE_MRX_GTX_P3 0.1U 2 1 C347 16 PCIE_MRX_GTX_C_P3

PCIE_MRX_GTX_P4 0.1U 2 1 C349 16 PCIE_MRX_GTX_C_P4

PCIE_MRX_GTX_P5 0.1U 2 1 C376 16 PCIE_MRX_GTX_C_P5

PCIE_MRX_GTX_P6 0.1U 2 1 C357 16 PCIE_MRX_GTX_C_P6

PCIE_MRX_GTX_P7 0.1U 2 1 C373 16 PCIE_MRX_GTX_C_P7

PCIE_MRX_GTX_P8 0.1U 2 1 C355 16 PCIE_MRX_GTX_C_P8

PCIE_MRX_GTX_P9 0.1U 2 1 C353 16 PCIE_MRX_GTX_C_P9

PCIE_MRX_GTX_P10 0.1U 2 1 C340 16 PCIE_MRX_GTX_C_P10

PCIE_MRX_GTX_P11 0.1U 2 1 C372 16 PCIE_MRX_GTX_C_P11

PCIE_MRX_GTX_P12 0.1U 2 1 C338 16 PCIE_MRX_GTX_C_P12

PCIE_MRX_GTX_P13 0.1U 2 1 C370 16 PCIE_MRX_GTX_C_P13

PCIE_MRX_GTX_P14 0.1U 2 1 C364 16 PCIE_MRX_GTX_C_P14

PCIE_MRX_GTX_P15 0.1U 2 1 C560 16 PCIE_MRX_GTX_C_P15

PCIE_MRX_GTX_N0 0.1U 2 1 C351 16 PCIE_MRX_GTX_C_N0

PCIE_MRX_GTX_N1 0.1U 2 1 C344 16 PCIE_MRX_GTX_C_N1

PCIE_MRX_GTX_N2 0.1U 2 1 C343 16 PCIE_MRX_GTX_C_N2

PCIE_MRX_GTX_N3 0.1U 2 1 C346 16 PCIE_MRX_GTX_C_N3

PCIE_MRX_GTX_N4 0.1U 2 1 C348 16 PCIE_MRX_GTX_C_N4

PCIE_MRX_GTX_N5 0.1U 2 1 C375 16 PCIE_MRX_GTX_C_N5

PCIE_MRX_GTX_N6 0.1U 2 1 C356 16 PCIE_MRX_GTX_C_N6

PCIE_MRX_GTX_N7 0.1U 2 1 C374 16 PCIE_MRX_GTX_C_N7

PCIE_MRX_GTX_N8 0.1U 2 1 C354 16 PCIE_MRX_GTX_C_N8

PCIE_MRX_GTX_N9 0.1U 2 1 C352 16 PCIE_MRX_GTX_C_N9

PCIE_MRX_GTX_N10 0.1U 2 1 C339 16 PCIE_MRX_GTX_C_N10

PCIE_MRX_GTX_N11 0.1U 2 1 C371 16 PCIE_MRX_GTX_C_N11

PCIE_MRX_GTX_N12 0.1U 2 1 C337 16 PCIE_MRX_GTX_C_N12

PCIE_MRX_GTX_N13 0.1U 2 1 C369 16 PCIE_MRX_GTX_C_N13

PCIE_MRX_GTX_N14 0.1U 2 1 C363 16 PCIE_MRX_GTX_C_N14

PCIE_MRX_GTX_N15 0.1U 2 1 C561 16 PCIE_MRX_GTX_C_N15

100 MHz (+/-300 ppm) input frequency, 0-0.7 V single-ended swing.
clock must be provided less than 400ns
after CLKREQ# is asserted

[17] CLK_PCIE_VGA AK30
[17] CLK_PCIE_VGA# AK32

[13] PLTRST_DELAY# R155 1 2 AL27

[6,12,28,29,31,38,39] PLTRST#

Remove R158 0ohm
Ray 5/27


(1.1V)

+PCIE_VDDC




Title M92-S2_PCIE			
Size VM8G	Document Number		Rev 1B
Date: Tuesday, June 02, 2009	Sheet 18	of 53	


MEMORY APERTURE SIZE SELECT				
MEMORY SIZE	CE63 GP109	CE62 GP1013	CE61 GP1012	CE60 GP1011
128MB	0	0	0	0
256MB	0	0	0	1
64MB	0	0	1	0
512MB	1	0	0	0







GPIO Straps table	DESCRIPTION OF DEFAULT SETTINGS	FBM setting
GPIO0	GPIO0 - TX_PWRS_ENB (Transmitter Power Savings Enable) 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	0
GPIO1	GPIO1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable) 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	0
GPIO2	GPIO2 - BIF_GEN0_EN (B/GT0 Enable) 0: Default (Driver Controlled Gen2) 1: Strap Controlled Gen2	0
GPIO3	ATI reserved configuration straps.	0
GPIO4	ATI reserved configuration straps.	0
GPIO5	GPIO 5, AC, BATT 0: Battery saving mode = 0.0 V 1: AC (Performance mode) = 3.3 V	0
GPIO6	ATI Internal use only	0




Memory Straps	RAM_TYPE_CFG3	RAM_TYPE_CFG2	RAM_TYPE_CFG1	RAM_TYPE_CFG0	Quanta PN (QuantaBuy)	Vendor PN
500MHz	0	0	1	0	AKD5LG-TW01(FR)	HSPS1G63EFR-20L
Remove QIaonda Source	0	0	0	1	AKD5LG-T507(IE)	K4N1G164QE-HC20
500MHz	0	0	0	1	AKD5LG-T507(IE)	K4N1G164QE-HC20
512MB(64M*16) Samsung	0	0	0	1	AKD5LG-T507(IE)	K4N1G164QE-HC20
Remove	0	0	0	1	AKD5LG-T507(IE)	K4N1G164QE-HC20




The diagram illustrates a decoupling network for a GPU. A +1.8V_RUN supply is connected to a series of capacitors: C227 (10U), C228 (*10U_NC), C239 (1U), C231 (1U), and C253 (0.1U). The capacitors are connected in parallel to ground. Labels indicate 'PLACE NEAR GPU' for the first two capacitors and 'PLACE NEAR BALLS' for the last three.






MEMORY INTERFACE






DDR2 64MbitX16 MEMORY




Memory Straps	RAM TYPE CFG3	BANK TYPE CFG2	BANK TYPE CFG1	BANK TYPE CFG0	Quanta PN (QuantaBuy)	Vendor PN
500MHz 512MB(64M*16) Hynix	0	0	1	0	AKD5LG-TW01 (FR)	H5PS1G63EFR-20L
Remove Qimonda						
500MHz 512MB(64M*16) Samsung	0	0	0	1	AKD5LG-T507 (IE)	K4N1G164QE-HC20
Remove						









TMDP(HDMI) INTERFACE




LVDS INTERFACE




Support the new imbedded diagnostics.





Camera support



For DPST support



Adress : A9H --Contrast
AAH --Backlight




File LCD CONN & CK-SSCD

Size Document Number VM8G

Date: Wednesday, June 03, 2009

Sheet 25 of 53

Rev 1B



	A	B	C	D	E
1					
2					
3					
4					



QUANTA
COMPUTER

Title

Card Reader-RT55158E





Size

Document Number
VM8G

Rev
1B

Date: Tuesday, June 02, 2009


Sheet 27 of 53





Express Card




*Express Card cage










16Mbit (2M Byte), SPI




RTC BATTERY




MiniCard WLAN connector




Bluetooth





External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently



Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.





Place one 150uF cap by each USB connector.





Stephen 5/8


SATA HDD Connector.



SATA ODD Connector.





Touch Pad



KEYBOARD CONNECTOR


[29] KSO[0..16]

[29] KSI[0..7]




Keyboard LED


Dash board connector




Power & Suspend.




Keyboard LED




Power Switch




WLAN




HDD activity LED.








Battery status.





Bluetooth activity LED.













Board to board connector (Modem Card + Cardreader+1394a+ 2 USB Port)






 QUANTA COMPUTER		
Title System Reset Circuit		
Size	Document Number VM8G	Rev 1B
Date: Tuesday, June 02, 2009	Sheet 40 of 53	






+VCC_CORE
TDC : 35A
MAX:47A
Frequency : 300KHz
Iout_ripple current : 9.64A of each phase.



D6	D5	D4	D3	D2	D1	D0	Output
0	0	0	0	0	0	0	1.500V
0	0	0	0	0	0	1	1.4875
0	0	0	0	1	0	1	1.4375
0	0	0	0	1	1	1	1.4125
0	0	0	1	0	0	0	1.4000
0	0	1	0	0	0	1	1.2875
0	0	1	1	0	0	0	1.2000
0	0	1	1	1	0	0	1.1500
0	1	0	1	0	0	0	1.0000
0	1	0	1	0	1	1	0.9625
0	1	1	1	1	0	0	0.7500
1	0	0	0	1	0	0	0.6500
1	0	1	0	0	0	0	0.5000
1	1	0	0	0	0	0	0.3000

ETQP4LR36WFC (0.36U +/- 20%/ Isat=24A/DCR_max=1.1m Ohm/11.5X10X4)
NTMFS4921NT1G (Vds=30V/Id=10.2A@85deg/RdsOn=10.5mOhm)
NTMFS4946NT1G (Vds=30V/ ID=14.6A@85deg/RdsOn=5.1mOhm/Vsd=1.0V@30A)
EEFSX0D331YR (330UF/2V/ESR9)

DC/DC +3V ALW/+5V SUS/+5V ALW /+15V ALW







Title 3VALW.5V.3V, Power On

Size	Document Number VM8G
------	-------------------------


Date: Saturday, June 06, 2009

Sheet 45 of 53


Rev	1B
-----	----





Reserve discharge path




Reserve discharge path



File			RUN POWER SW
Size	Document Number	Rev	
	VM8G	1B	
Date:	Tuesday, June 02, 2009	Sheet	46 of 53



Change Value per GG updated
EMI requirement on 0812





Title DCIN,BATT CONNECTOR

Size Document Number VM8G


Rev 1B

Date: Tuesday, June 02, 2009


Sheet 47 of 53




DB board



Mini card





Reserved for EMI.



QUANTA
COMPUTER

Title			
EMI CAP			
Size	Document Number		Rev
	VM8G		1B
Date:	Tuesday, June 02, 2009		Sheet 50 of 53

