

VM9/VM8 Block Diagram

VER : 1A





Table of Contents






PAGE	DESCRIPTION
1	Schematic Block Diagram
2	Front Page
3-4	Merom
5-10	Crestline
11-14	ICH8M
15-16	DDRII SO-DIMM(200P)
17	Clock Generator
23	LCD Conn. & SSP
24	CRT Conn
25	SATA Conn
26-27	CARD READER/Conn & 1394
28	Express Card & Smart Card
29-30	Mini Card
31	SIO (ITE8512)
32	FLASH/RTC
33	USB
35	TP / KEYBOARD
36	SWITCH /LED
37	
38-39	
40-41	
44	System Reset Circuit
46	Battery Selector & Charger
48	
49	
51	CPU_ISL6266(2phase)
	RUN Power Switch
	DCIN,Batt
	PAD& SCREW
	EMI CAP
	SMBUS BLOCK






Power States

POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
+PWR_SRC	10V~+19V	4,26,32,34,46,48,49,51,52,56	MAIN POWER		S0~S5
+RTC_CELL	+3.0V~+3.3V	11,14,31,32	RTC		S0~S5
+3.3V_ALW	+3.3V	3,31,32,34,36,37,38,44,46,49,52,53,54	8051 POWER	ALWON	S0~S5
+5V_ALW	+5V	35,36,46,48,49,52,53,54,56	LCD/CHARGE POWER	ALWON	S0~S5
+15V_ALW	+15V	26,36,37,52,53	LARGE POWER	+5V_ALW	S0~S5
+3.3V_LAN	+3.3V	42,43	LAN POWER	AUX_ON	
+5V_SUS	+5V	14,38,51,53	SLP_S5# CTRLD POWER	SUS_ON	
+3.3V_SUS	+3.3V	3,11,12,13,14,26,30,37,38,43,48,49,51,53	SLP_S5# CTRLD POWER	3.3V_SUS_ON	
+1.8V_SUS	+1.8V	6,8,9,15,48,49,53	SODIMM POWER	DDR_ON	
+0.9V_DDR_VTT	+0.9V	16,49,53	SODIMM POWER	0.9V_DDR_VTT_ON	
+5V_RUN	+5V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	RUN_ON	
+3.3V_RUN	+3.3V	14,18,27,36,37,38,39,40,41,53	SLP_S3# CTRLD POWER	3.3V_RUN_ON	
+1.8V_RUN	+1.8V		SDVO POWER	RUN_ON	
+1.5V_RUN	+1.5V	4,9,14,30,33,34,48,53,56	CALISTOGA/ICH8 POWER	1.5V_RUN_ON	
+1.25V_RUN	+1.25V	6,9,14,49,53	CALISTOGA/ICH8 POWER	1.25V_RUN_ON	
+1.05V_VCCP	+1.05V	3,4,5,6,8,9,11,14,48,56	CPU/CALISTOGA/ICH8 POWER	1.05V_RUN_ON	
+VCC_CORE	+0.7V~+1.77V	4,51,56	CPU CORE POWER	IMVP_VR_ON	
+LCDVCC	+3.3V	26	LCD Power	LCDVCC_TST_EN & ENVDD	
+5V_MOD	+5V	36	Module Power	MODC_EN#	
+5V_HDD	+5V		HDD Power	HDDC_EN#	
+PBATT	+10V~+17V		MAIN BATTERY	CHG_PBATT	
+SBATT	+10V~+17V		SECOND BATTERY	CHG_SBATT	

GND PLANE	PAGE	DESCRIPTION
⏏ 8731AGND	46	
⏏ AGND_0.9V	49	
⏏ AGND_DC/DC	52	
⏏ AGND_DC2	48	
⏏ AGND_DDR	49	
⏏ AGND_ISL6260	51	
⏏ GND	ALL	








Layout Note:
C131 should be near AB1,AB2,AC2,Y3
C90 should be near AD2,AE2,AG3,AE3
C113 should be near AC5,AC6,AD7,AC7,AC9,AD9,AD11,AC11,AD12,AD13,AC14
C127 should be near E2,F3,H2,H3,G4,H5,G7,H7
C129 should be near M6,L7,K9,M7,N8,N9,M10,M11,N12,P13
C149 should be near H13,J13,L13,M14,L16,K16,J17,H17
C146 should be near E13,G17,F16,C15,B14,A11,A11,B12


For EA test use


ET10	1	H_DSTBP#0
ET2	1	H_D#7
ET14	1	H_DSTBN#1
ET9	1	H_DSTBP#1
ET13	1	H_D#29
ET3	1	H_D#21
ET18	1	H_D#32












QUANTA
COMPUTER



Title Crestline (HOST)		Rev 1A
Size Document Number VM9/VM8	Date Wednesday, June 25, 2008	
Sheet 5 of 53		























Place all series terms close to ICH8 except for SDIN input lines, which should be close to source.



Distance between the ICH-8 M and cap on the "P" signal should be identical distance between the ICH-8 M and cap on the "N" signal for same pair.



Place within 500mils of ICH8 ball


XOR Chain Entrance Strap		
ICH RSVD	HDA SDOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1

















Title ICH8-M (CPU,IDE,SATA,LPC,AC97,LAN)


Size Document Number VM9/VM8 Rev 1A

Date: Wednesday, June 25, 2008 Sheet 11 of 53






Title			ICH8-M (PM,GPIO,SMB,CL)
Size	Document Number	Rev	1A
	VM9/VM8		
Date:	Wednesday, June 25, 2008	Sheet	13 of 53




A is required to route to Top SoDIMM for AMTto function. ChA SODIMM needs to be populated for Intel AMT support.




Non-iAMT

CLOCK 0,1
CKE 0,1




Non-iAMT

SMbus address A4




Non-iAMT

CLOCK 2,3
CKE 2,3



Non-iAMT

SMbus address A4



QUANTA COMPUTER



Title: DDR2 SO-DIMM (200P) X 2

Size: Document Number VM9/VM8

Date: Wednesday, June 25, 2008

Sheet 15 of 53

Rev 1A











QUANTA

COMPUTER

Title DDR2 RES ARRAY		
Size	Document Number VM9/VM8	Rev 1A
Date	Wednesday, June 25, 2008	
Sheet	16	of 53











QUANTA
COMPUTER

Title CRT&TV CONN		
Size	Document Number VM9/VM8	Rev 1A
Date:	Wednesday, June 25, 2008	
Sheet	19	of 53











16Mbit (2M Byte), SPI



RTC BATTERY




Title Ultra I/O Controller ECE5028

Size Document Number VM9/VM8



Date: Wednesday, June 25, 2008

Sheet 24 of 53

Rev 1A



Place the debug connector on HDD area




Title Debug Port (Mini PCI)

Size Document Number VM9/VM8





Date: Wednesday, June 25, 2008

Sheet 25 of 53


Rev 1A



MiniCard WLAN connector




Bluetooth





Title			MDC CONN.
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Wednesday, June 25, 2008	Sheet	26 of 53


External USB PORT hookup reference. Your design may need more or less external ports and may be mapped differently



Platforms should put in PADS for the USB chokes if they have the room. Chokes should be NOPOP.



Place ESD diodes as close as USB connector.



Serial Port & USB


Document Number VM9/VM8

Date: Wednesday, June 25, 2008


Sheet 27 of 53

Rev 1A

SATA HDD Connector.



SATA ODD Connector.




Title: SATA (HDD&CD_ROM)

Size: Document Number VM9/VM8

Date: Wednesday, June 25, 2008



Sheet 28 of 53

Rev 1A




KEYBOARD CONNECTOR

23 KSO[0..16]
23 KSI[0..7]




100P CAPS CLOSE TO JKB1


Keyboard LED




Dash board connector




Power & Suspend.




Power Switch




LID Switch





HDD activity LED.




Battery in charging




WLAN



Battery fault






Title FAN & THERMAL

Size Document Number VM9/VM8


Date: Wednesday, June 25, 2008


Sheet 31 of 53




Rev 1A




Revision History		
REV	Description	Date
0	Initial Release	April 26, 2005
4		










Title			System Reset Circuit
Size	Document Number	Rev	
	VM9/VM8	1A	
Date:	Friday, July 25, 2008	Sheet	35 of 53




ADAPTER (W)	TRIP CURRENT (A)
65	3.17
90	4.43
130	6.43
150	7.43
200	9.75
230	11.28 (see notes3)










DC/DC +3V_ALW/+5V_SUS/+5V_ALW /+15V_ALW




Title 3VALW,5V,3V, Power On


Size Document Number VM9/VM8

Date: Wednesday, June 25, 2008

Sheet 40 of 53


Rev 1A






Reserved for EMI.

Stitching caps for PCI bus.




40
Stitching caps for PCI EMC.



ICH8-M

SIO
ITE8512



VER : 1A

