

Essentials Oak 14 Schematic

Chief River

2012-09-05

REV : A00

DY : None Installed

UMA: UMA only installed

OPS: DISCRTE OPTIMUS installed


M14 DIS



Title		
Cover Page		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date:	Wednesday, September 05, 2012	Sheet 1 of 105

Project code: 91.4WT01.001
 91.4XP01.001
 PCB P/N : 12204
 Revision: A00

Oak14 Block Diagram



CHARGER		40
BQ24727		
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC		41
TPS51225		
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5 5V_AUX_S5 5V_S5 3D3V_S5	
CPU Core/NB Power		42-44
ISL95833		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE VCC_GFXCORE	
DDR3 SUS		46
TPS51216		
INPUTS	OUTPUTS	
DCBATOUT	1D5V_S3	
DDR3 VTT		46
TPS51216		
INPUTS	OUTPUTS	
DCBATOUT	0D75V_S0	
CPU VCCP_CPU		45
TPS51219		
INPUTS	OUTPUTS	
DCBATOUT	1D05V_S0	
Intel PCH 1D8V_S0		
SYW231		47
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S0	
Intel CPU VCCSA		48
TPS51463		
INPUTS	OUTPUTS	
5V_S5	0D85V_S0	
Nvidia VGA_CORE		92
ADP3211MNR2G		
INPUTS	OUTPUTS	
DCBATOUT	VGA_CORE	
Switches		36 93
INPUTS	OUTPUTS	
1D5V_S3	1D5V_S0	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
VCCP_CPU	1D05V_VGA_S0	
3D3V_S0	3D3V_VGA_S0	
1D5V_S3	1D5V_VGA_S0	
PCB LAYER		
L1:Top	L4:Signal	
L2:VCC	L5:GND	
L3:Signal	L6:Bottom	


SSID = CPU

Layout Note: Signal Routing Guideline: PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils. PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.


Layout Note: DMI trace length 2000-8000mil

Layout Note: FDI trace length 2000-6500mil

Layout Note: Signal Routing Guideline: EDP_ICOMPIO keep W/S=12/15 mils and routing length less than 500 mils. EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.



SSID = CPU





Layout Note:
R501, R513 place near to CPU

Layout Note:
C501 place near to CPU

Layout Note:
Checking the connector pin's LAYOUT

Layout Note:
Signal Routing Guideline:
SM_RCOMP keep routing length less than 500 mils.
Trace width = 15mil





reserve for EMI Request


M14 DIS

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title CPU(THERMAL/CLOCK/PM)			
Size A3	Document Number	Rev A00	
OAK14 Chief River DIS			
Date: Wednesday, September 05, 2012 Sheet 5 of 105			

SSID = CPU



PEG Static Lane Reversal	
CFG[2]	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed



Display Port Presence Strap	
CFG[4]	1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps	
CFG[6:5]	11: 1x16 PCI Express 10: 2 x8 - PCI Express 01: Reserved 00: 1x8, 2x4 PCI Express

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (RESERVED)**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 7 of 105

Voltage Rail	Voltage(V)	Iccmax(A)
VCC_CORE	0.3-1.52	33
VAXG	0-1.52	29 (GT2)
VCCIO	1.05	8.5
VDDQ	1.5	5
VCCSA	0.675-0.9	3
VCCPLL	1.8	1.2

Refer to CPU EDS V2.0




(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
XDP		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 11 of 105

(Blanking)

M14 DIS


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 12 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
(Reserved)		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 13 of 105

SSID = MEMORY



Layout Note:
Place these caps close to VREF_CA

Layout Note:
Place these caps close to VREF_DQ

Layout Note:
Place these caps close to VTT1 and VTT2.

Layout Note:
All VREF traces should have width=20mil; spacing=20 mil

Note:
SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

Layout Note:
Place these Caps near SO-DIMMA.

Layout Note:
For S3 reduction circuit's 1D5V return pass.


(Blanking)

M14 DIS



Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		
Sheet 16 of 105		



SSID = PCH



Layout Note:
Place near PCH;
trace to trace spacing=20mil

Layout Note:
LVDS signal trace
length max 4000mil

Layout Note:
Place near PCH;
trace to trace spacing=30mil



Layout Note:
Close HDMI port

Layout Note:
HDMI trace length to DC CAP. max 10000mil

Digital Display Interface


M14 DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (LVDS/CRT/DDI)**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012	Sheet 17	of 105

SSID = PCH








USB3.0/2.0 Mapping Table

USB 3.0 Port	USB 2.0 port
Port 1	Port 0
Port 2	Port 1
Port 3	Port 2
Port 4	Port 3

Boot Bios Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI(Default)

A16 Swap Override jumper	
PCI_GNT#3	Low = A16 swap override/Top-Block Swap Override enabled High = Default

Layout Note:
Trace Length :
PCH ~9000mil~~Cap~~1000mil~~CONN




USB Table

Pair	Device
0	USB3.0 port2
1	USB3.0 port1, with Debug Port
2	USB2.0 port3
3	NC
4	NC
5	Touch Panel
6	HM76 NC
7	HM76 NC
8	NC
9	NC
10	Card reader
11	WLAN
12	NC
13	CAMERA

1. USB Ext. port 9 (HS) External debug port use on Chief River platform.
2. 2011 July; Microsoft will support USB3.0 debug--> Port1 useable.

Layout Note:
1. USBRBIAS/# use 50ohm single-ended impedance spacing to other signal=15mil
2. Length < 500mil



M14 DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (PCI/USB/NVRAM)**

Size A3 Document Number **DNE40 14 CR DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 18 of 105


SSID = PCH

Layout Note:
 DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
 DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.





DSWODVREN - On Die DSW VR Enable

HIGH	Enabled (DEFAULT)
LOW	Disabled



Sequence:
 S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



reserve for EMI Request



M14 DIS



Title PCH (DM I/FDI/PM)		
Size A3	Document Number DNE40 14 CR DIS	Rev A00
Date Wednesday, September 05, 2012	Sheet 19	of 105


SSID = PCH

S5 power rail CLKREQ#: PCIECLKRQ[0]# PCIECLKRQ[7:3]#





Layout Note:
Layout trace < 14000mil

S0 power rail CLKREQ#: PCIECLKRQ[2:1]#



Layout Note:
Layout trace < 14000mil





Layout Note:
Layout trace < 14000mil



Layout Note:
Can Place Far away PCH

Layout Note:
CLKOUT termination place close to PCH <500mil




Layout Note:
1500mil < Layout trace < 10000mil



BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
UMA	0	0
DIS	0	1
UMA	1	0
Optimus (NV)	1	1



SSID = PCH



PLL ON DIE VR ENABLE	
GPIO28 (PLL_ODVR_EN)	Weakly internal pull up 20k. High - Enable LOW - Disable

M14 DIS


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Size A3 Document Number: **OAK14 Chief River DIS** Rev: **A00**

Date: Wednesday, September 05, 2012 Sheet 22 of 105

SSID = PCH



Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05/1.0	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccClkDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04


Refer to chipset EDS V.1.8

check

M14 DIS

		Title PCH (POWER1)	
		Size A3	Document Number OAK14 Chief River DIS
Date: Wednesday, September 05, 2012		Sheet 23	of 105

SSID = PCH



Voltage Rail	Voltage(V)	Iccmax(A)
V_PROC_IO	1.05/1.0	0.002
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.178
VccADAC	3.3	0.063
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.73
VccDMI	1.1	0.047
VccIO	1.05	3.799
VccASW	1.05	0.803
VccSPI	3.3	0.01
VccDSW3_3	3.3	0.001
VccDPTERM	1.8	0.002
VccRTC	3.3	6uA
VccSus3_3	3.3	0.065
VccSusHDA	3.3	0.01
VccVRM	1.5	0.147
VccClkDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.05
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04

Refer to chipset EDS V.1.8

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **PCH (POWER2)**

Size A3 Document Number **DNE40 14 CR DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 24 of 105

VCCSUSHDA need to be at either 3.3V or 1.5V. All the CODEC I/O Voltages need to be at the same level either 3.3 V or 1.5 V.

SSID = PCH

PCH1H 8 OF 10

H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK9
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	VSS104	AM7
AD26	VSS26	VSS105	AN2
AD27	VSS27	VSS106	AN29
AD33	VSS28	VSS107	AN3
AD34	VSS29	VSS108	AN31
AD36	VSS30	VSS109	AP12
AD37	VSS31	VSS110	AP19
AD38	VSS32	VSS111	AP28
AD39	VSS33	VSS112	AP30
AD4	VSS34	VSS113	AP32
AD40	VSS35	VSS114	AP38
AD42	VSS36	VSS115	AP4
AD43	VSS37	VSS116	AP42
AD45	VSS38	VSS117	AP46
AD46	VSS39	VSS118	AP8
AD8	VSS40	VSS119	AR2
AE2	VSS41	VSS120	AR48
AE3	VSS42	VSS121	AT11
AE10	VSS43	VSS122	AT13
AE12	VSS44	VSS123	AT18
AD14	VSS45	VSS124	AT22
AD16	VSS46	VSS125	AT26
AE16	VSS47	VSS126	AT28
AE19	VSS48	VSS127	AT30
AF24	VSS49	VSS128	AT32
AF26	VSS50	VSS129	AT34
AF27	VSS51	VSS130	AT39
AF29	VSS52	VSS131	AT42
AF31	VSS53	VSS132	AT46
AF38	VSS54	VSS133	AT7
AF4	VSS55	VSS134	AU24
AF42	VSS56	VSS135	AU30
AF46	VSS57	VSS136	AV16
AF5	VSS58	VSS137	AV20
AF7	VSS59	VSS138	AV24
AF8	VSS60	VSS139	AV30
AG19	VSS61	VSS140	AV38
AG2	VSS62	VSS141	AV4
AG31	VSS63	VSS142	AV43
AG48	VSS64	VSS143	AV8
AH11	VSS65	VSS144	AW14
AH3	VSS66	VSS145	AW18
AH36	VSS67	VSS146	AW2
AH39	VSS68	VSS147	AW22
AH40	VSS69	VSS148	AW26
AH42	VSS70	VSS149	AW28
AH46	VSS71	VSS150	AW32
AH7	VSS72	VSS151	AW34
AJ19	VSS73	VSS152	AW36
AJ21	VSS74	VSS153	AW40
AJ24	VSS75	VSS154	AW48
AJ33	VSS76	VSS155	AV11
AJ34	VSS77	VSS156	AY12
AK12	VSS78	VSS157	AY22
AK3	VSS79	VSS158	AY28

PANTHER-GP-NF
71.PANTH.00U



PCH1I 9 OF 10

AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K32
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB46	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC36	VSS189	VSS289	P18
BC40	VSS190	VSS290	T33
BC42	VSS191	VSS291	P40
BC48	VSS192	VSS292	P43
BD46	VSS193	VSS293	P47
BD5	VSS194	VSS294	P7
BE22	VSS195	VSS295	R2
BE26	VSS196	VSS296	R48
BE40	VSS197	VSS297	T12
BF10	VSS198	VSS298	T31
BF12	VSS199	VSS299	T37
BF16	VSS200	VSS300	T4
BF20	VSS201	VSS301	W34
BF22	VSS202	VSS302	T46
BF24	VSS203	VSS303	T47
BF26	VSS204	VSS304	T8
BF28	VSS205	VSS305	V11
BF3	VSS206	VSS306	V17
BF30	VSS207	VSS307	V26
BF38	VSS208	VSS308	V27
BF40	VSS209	VSS309	V29
BF8	VSS210	VSS310	V31
BG17	VSS211	VSS311	V36
BG21	VSS212	VSS312	V39
BG33	VSS213	VSS313	V43
BG44	VSS214	VSS314	V7
BG8	VSS215	VSS315	W17
BH11	VSS216	VSS316	W19
BH15	VSS217	VSS317	W2
BH17	VSS218	VSS318	W27
BH19	VSS219	VSS319	W48
H10	VSS220	VSS320	Y12
BH27	VSS221	VSS321	Y38
BH31	VSS222	VSS322	Y4
BH33	VSS223	VSS323	Y42
BH35	VSS224	VSS324	Y46
BH39	VSS225	VSS325	Y8
BH43	VSS226	VSS326	BG29
D3	VSS227	VSS327	N24
D12	VSS228	VSS328	N24
D16	VSS229	VSS329	AJ3
D18	VSS230	VSS330	AD47
D22	VSS231	VSS331	B43
D24	VSS232	VSS332	BE10
D26	VSS233	VSS333	BG41
D30	VSS234	VSS334	G14
D32	VSS235	VSS335	H16
D34	VSS236	VSS336	T36
D38	VSS237	VSS337	BG22
D42	VSS238	VSS338	BG24
D48	VSS239	VSS339	C22
D8	VSS240	VSS340	AP13
E18	VSS241	VSS341	M14
E26	VSS242	VSS342	AP3
G18	VSS243	VSS343	AP1
G20	VSS244	VSS344	BE16
G26	VSS245	VSS345	BC16
G28	VSS246	VSS346	BG28
G36	VSS247	VSS347	VSS351
G48	VSS248	VSS348	VSS352
H12	VSS249	VSS349	BJ28
H18	VSS250		
H22	VSS251		
H24	VSS252		
H26	VSS253		
H30	VSS254		
H32	VSS255		
H34	VSS256		
F3	VSS257		
	VSS258		

PANTHER-GP-NF
71.PANTH.00U



M14 DIS



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**


Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012	Sheet: 25	of 105

(Blanking)

M14 DIS










Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date:	Wednesday, September 05, 2012	Sheet 26 of 105



SSID = KBC


PCB VER AD(GPIO#1)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
X00	100.0K	10.0K	3.0V
X01	100.0K	20.0K	2.75V
X02	100.0K	33.0K	2.48V
A00	100.0K	47.0K	2.24V
Reserved	100.0K	64.9K	2.0V
Reserved	100.0K	76.8	1.87V
Reserved	100.0K	100.0K	1.65V
Reserved	100.0K	143.0K	1.358V
Reserved	100.0K	174.0K	1.204V
Reserved	100.0K	215.0K	1.048V

MODEL_ID_DET(GPIO#7)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
OKA14_U1A	100.0K	100K(64.10035.GDI.)	3.0V
OKA14_DIS_N13M	100.0K	20.0K(64.20035.GDI.)	2.75V
OKA14_DIS_N13M	100.0K	33.0K(64.33035.GDI.)	2.48V
TBD	100.0K	47.0K(64.47035.GDI.)	2.24V
TBD	100.0K	64.9K(64.64925.GDI.)	2.0V
TBD	100.0K	76.8K(64.76825.GDI.)	1.87V
TBD	100.0K	100.0K(64.10035.GDI.)	1.65V
TBD	100.0K	143.0K(64.14335.GDI.)	1.358V
TBD	100.0K	174.0K(64.17435.GDI.)	1.204V
TBD	100.0K	215.0K(64.21535.GDI.)	1.048V



SSID = Thermal

Thermal sensor NCT7718W




ALERT# /T CRIT# Pull-up Resistor


R5	2Kohm	7.5Kohm	R7	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C	
7.5Kohm	79°C	89°C	99°C	109°C	119°C	
10.5Kohm	81°C	91°C	101°C	111°C	121°C	
14Kohm	82°C	93°C	103°C	113°C	123°C	
18.7Kohm	85°C	95°C	105°C	115°C	125°C	

T_CRIT# temperature strapping point

Layout notice :
Both DXN and DXP routing 10 mil trace width and 10 mil spacing. and route has to be away from the high noise area.
Put the C2807 2200pF to close the NCT7718W



Fan controller NCT3940S-A




For linear FAN

74.03940.A71

X02 0730 change main source

Fan Connector








M14 DIS



Title Thermal NCT7718W/Fan Controller P2793		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012	Sheet 28	of 105

SSID = AUDIO

HV mode : performance up , chip power consumption up
 LV mode : performance down , chip power consumption down



M14 DIS

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Audio Codec ALC3221**

Size A3	Document Number	Rev
	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012	Sheet 29	of 105

(Blanking)

M14 DIS





Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 30 of 105


LAN CHIP

1ms < +3D3V_LAN_S5 Rising time (10%~90%) <100ms


40 mils




close to pin 27 39 47 48




5,18,27,65,71,83 PLT_RST# >>>




251mA




main: 84.00102.031
2nd: 84.03403.031




27 PM_LAN_ENABLE >>>





close to pin 21 22



84.03904.L06
2ND = 84.03904.P11
Q3101
PMBS3904-1-GP



For Switch Regulator enable
3D3V_LAN_S5



LAN_TXP_C_PCH_RXP6 >>> PCH_RXN_C_LAN_TXN6 20
LAN_RXN_C_PCH_TXN6 >>> PCH_RXN_C_LAN_TXN6 20
LAN_RXP_C_PCH_TXP6 >>> LAN_RXN_C_PCH_TXN6 20
LAN_RXN_C_PCH_TXN6 >>> LAN_RXN_C_PCH_TXN6 20
CLK_PCIE_LAN 20
CLK_PCIE_LAN# 20


M14 DIS

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LOM**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012	Sheet: 31	of 105

SSID = SDIO



Close U3201



M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Card Reader-RTS5170**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012		Sheet 32 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 33 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 34 of 105



(Blanking)

M14 DIS




Title		
Reserved		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		
Sheet 35 of 105		1

SSID = Reset.Suspend



ROSA Run Power



5V_S0

+5V_RUN Consumption
Peak current ?A
Design current ?A

3D3V_S0

+3.3V_RUN Consumption
Peak current ?A
Design current ?A


1D5V_S0

+1.5V_RUN Consumption
Peak current ?A
Design current ?A


M14 DIS

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Power Plane Enable			
Size: A3	Document Number: OAK14 Chief River DIS		Rev: A00
Date: Wednesday, September 05, 2012	Sheet: 36	of	105


**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**




**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**



SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic


M14 DIS




Title S3 Reduction Circuit		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012	Sheet 37	of 105

SSID = PWR.Support

Layout Note:
PSID Layout width > 25mil



$I_d = -9.6A$
 $Q_g = -25nC$
 $R_{dson} = 18 \sim 30m\Omega$





M14 DIS

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **DCIN**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012	Sheet: 38	of 105

SSID = PWR.Support



Placement: Close to Batt Connector



83.3X101.011
2nd = 83.BAV99.H11
3rd = 83.00099.M11


83.3X101.011
2nd = 83.BAV99.H11
3rd = 83.00099.M11

83.3X101.011
2nd = 83.BAV99.H11
3rd = 83.00099.M11


M14 DIS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		BATT CONN	
Title	Document Number		Rev
Size A4	OAK14 Chief River DIS		A00
Date: Wednesday, September 05, 2012	Sheet 39	of	105

SSID = Charger




Charger Current=1.4~3.6A



ROSA

Adapter type	PR4023
65W	24K
90W	33.2K
130W	59K

EE need check pull high



EC code only BQ24707

H_PROCHOT#	AD_IA_HW2	AD_IA_HW1
65W	0	0
90W	1	0
130W	0	1


M14 DIS


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wd Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **CHARGER BQ24727**

Size: Document Number: **DNE40 14 CR DIS** Rev: **A00**

Date: Wednesday, September 05, 2012 Sheet 40 of 105





I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S
 O/P cap: CHIP CAP EL 470U 2V 7.3*4.3 ESR=0.0045 3.8Arms Panasonic/79.47719.9BL
 H/S: RJK03J76DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037
 L/S: RJK03K5DPA-00#J5A / 3mohm/3.9mOhm@4.5Vgs/ 84.00035.037

M14 DIS


DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **ISL95833 CPU CORE(2/3)**

Size: C Document Number: OAK14 Chief River DIS Rev: A00

Date: Wednesday, September 05, 2012 Sheet: 43 of 105

SSID = CPU.Regulator



Iccmax=33A
IccTDC=22A
OCP=40A

77.53371.18L
2nd = 77.93971.03L

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **ISL95833 CPU CORE(3/3)**

Size: C Document Number: OAK14 Chief River DIS Rev: A00

Date: Wednesday, September 05, 2012 Sheet: 44 of 105

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S
O/P cap: CHIP CAP 330U 2V BEFSX0D331XE 3.5Arms Panasonic/79.33719.20L
H/S: RJK03J6DPA-00#J5A / 10mohm/1.3mOhm@4.5Vgs/ 84.00036.037
L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037

TPS51219 for 1D05V_VTT



Design Current = 13A
19.5A < OCP < 23.4A

84.00036.037
2nd = 84.07698.037

84.003K3.037
2nd = 84.00312.037

68.R3610.20S
2nd = 68.R3610.20A

77.53371.18L
2nd = 77.93971.03L

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHK 0.36UH PCMC104T-R36MH 1.05mohm/ Isat =60A rms68.R3610.20S
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
 H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037
 L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037


M14 DIS

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51219 1D05V_VTT**

Size A3	Document Number DNE40 14 CR DIS	Rev A00
Date: Wednesday, September 05, 2012	Sheet 45	of 105

SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	PR4608	Frequency	Discharge Mode
	200k ohm	400kHz	Tracking Discharge
	100k ohm	300kHz	
	68k ohm	300kHz	Non-tracking Discharge
	47k ohm	400kHz	

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: CHIP CHOKE 1.0UH PCMB104T-1R0M/ 3.3mohm/ Isat =28A rms /68.1R01C.10J
 O/P cap: CHIP CAP POL 330U 2.5V M 6.3*4.5 2.3Arms Matsuti/77.53371.18L
 H/S: RJK03J6DPA-00#J5A / 10mohm/13mOhm@4.5Vgs/ 84.00036.037
 L/S: RJK03K3DPA-00#J5A / 4.9mohm/6.1mOhm@4.5Vgs/ 84.003K3.037

M14 DIS

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51216 +1.5V SUS**

Size A3 Document Number **OAK14 Chief River DIS** Rev **A00**

Date: Wednesday, September 05, 2012 Sheet 46 of 105

SYW231 for 1D8V_S0


D.C. = 0.87A
1.29A < OCP < 1.52A



$$V_o = 0.6 * (1 + (R1/R2))$$

M14 DIS

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: SYW231 1D8V S0			
Size: A3	Document Number: OAK14 Chief River DIS		Rev: A00
Date: Wednesday, September 05, 2012		Sheet: 47	of: 105



D.C. =4.2A
6.6A < OCP < 7.8A

XE, QC, SV	ULV Only	VID[0]	VID[1]
0.9 V	0.9 V	0	0
0.8 V	0.85 V	0	1
0.725 V	0.775 V	1	0
0.675 V	0.750 V	1	1

TPS51463 for ULV	SW frq	PR4813	VID0=0;VID1=1 (V)
	700KHz	100K	0.85
	1MHz	Open	0.85

M14 DIS


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51463 VCCSA**

Size A3	Document Number	Rev
	OAK14 Chief River DIS	A00

Date: Wednesday, September 05, 2012 Sheet 48 of 105

SSID = VIDEO




CN Table	
1	Diag_loop
2	USB+
3	USB-
4	3.3V
5	MIC_CLK
6	MIC_GND
7	MIC_SIG
8	DGND


MB Connector	是否接線	Wire (40 PIN)	Wire (40 PIN)
Pin 10	GND	Y	Pin 10(GND 實體線)
Pin 13	GND	Y	Pin 13(GND 實體線)
Pin 16	GND	Y	Pin 16 (GND實體線)
Pin 19	GND	Y	Camera Module Pin 6 DMIC_GND(實體線)
Pin 22	GND	Y	Camera Module Pin 5 AUD_DMIC_CLK
Pin 25	GND	Y	Camera Module Pin 7 AUD_DMIC_IN0
Pin 28	GND	Y	Camera Module Pin 8 CCD_GND(實體線)
Pin 31	GND	Y	Pin 31 (實體線)
Pin 32	GND	Y	Camera Module Pin 2 USB_CAMERA#
Pin 33	GND	Y	Camera Module Pin 3 USB_CAMERA
Pin 34	3D3V_CAMERA_S0	Y	Camera Module Pin 4 3D3V_CAMERA_S0

PIN	MB Connector	是否接線	PIN	Camera Module Conn
1	DGND	Y	8	DGND
2	USB_CAMERA_C (USB+)	Y	2	USB_CAMERA_C (USB+)
3	USB_CAMERA#_C (USB-)	Y	3	USB_CAMERA#_C (USB-)
4	DMIC_GND	Y	6	DMIC_GND
5	DMIC_CLK_C	Y	5	DMIC_CLK_C
6	DMIC_DATA_C	Y	7	DMIC_DATA_C
7	NC	N	1	NC
8	3D3V_CAMERA_S0	Y	4	3D3V_CAMERA_S0


Close to LCD connector




Close to LVDS connector







For EMI request



INVERTER POWER



Close to Camera connector



Layout Note:
Trace width = 80mil

M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Document Number: **LCD Connector**

Rev: **A00**

Date: Wednesday, September 16, 2012 Sheet 49 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
CRT Connector		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date:	Wednesday, September 05, 2012	Sheet 50 of 105

(Blanking)

M14 DIS



Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 52 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
LVDS Switch		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 53 of 105

(Blanking)

M14 DIS



Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		
Sheet 54 of 105		

SSID = User.Interface



(Blanking)

M14 DIS





Title		
ITP/Fan Connector		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date:	Wednesday, September 05, 2012	Sheet 55 of 105

SATA HDD Connector




Close to HDD1

ODD Connector




When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON



A00-0408 Add R5606 to pull high 3.3V_S0
Change pull high to 3.3V_S0
A00-0415 Dummy R5606

Q5601
ME2N7002DKW-G-GP
84.2N702.F3F
2nd = 84.2N702.A3F
3rd = 84.DMN66.03F

SATA Zero Power ODD



follow CKL1.5
SUPPORT ZERO SATA
ODD

Current limit
Active High
typ =>2.5A

M14 DIS

SSID = ESATA

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		ESATA
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		Sheet 57 of 105


SSID = AUDIO

Speaker


Layout Note:

trace width=30mil

R5801~R5804 and EC5804~EC5806
near codec as possible




X01 0605



Combo Jack

change to 22.10270.P81, but symble not change



M14 DIS



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Speaker/HPMIC CONN**


Size A4	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		Sheet 58 of 105

SSID = LOM

LAN TransFormer



RJ45



<Core Design>



DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **XFOM&RJ45**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012 Sheet 59 of 105		


SSID = Flash.ROM

SPI Flash ROM(8M) for PCH



Layout Note:
 KBC---1.0"---PCH
 KBC---1.5"~6.5"---SPI
 PCH---0.5"~6.5"---SPI

SSID = RBATT





M14 DIS


DELL Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Flash/RTC**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012	Sheet: 60	of: 105




USB3.0 Port1




USB3.0 Port2

Right USB Power x1

Support 2A










M14 DIS








		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title <p style="text-align: center;">USB Power SW</p>	
Size	Document Number	Rev	
OAK14 Chief River DIS		A00	
Date:	Wednesday, September 05, 2012	Sheet	61 of 105

SSID = USB

USB3.0 Port1



USB3.0 Port2



M14 DIS



SSID = USB


(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
USB3.0 PORT		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 63 of 105


(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
RESERVED		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 64 of 105

SSID = Wireless

Mini Card Connector(802.11a/b/g)



M14 DIS



Title MINICARD(WLAN)/ITP CONN		
Size A4	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		
Sheet 65		of 105

(Blanking)

M14 DIS



Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		
Sheet 66 of 105		


(Blanking)

M14 DIS


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 67 of 105

SSID = User.Interface


FRONT POWER LED
Low actived from KBC GPIO




Wireless LED
Low actived from KBC GPIO




SATA HDD LED(White)
Low actived from PCH GPIO




Power button



Battery LED1 (AMBER_LED)
Low actived from KBC GPIO



Battery LED2 (WHITE_LED)
Low actived from KBC GPIO



M14 DIS

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LED Bard/Power Button**

Size: A3 Document Number: **OAK14 Chief River DIS** Rev: **A00**

Date: Wednesday, September 05, 2012 Sheet: 68 of 105


SSID = KBC

Internal Keyboard Connector




SSID = Touch.Pad

Touch Pad Connector



CAP LED Control

LOW acted from KBC GPIO



M14 DIS



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

Document Number

OAK14 Chief River DIS


Rev

A00

Date: Wednesday, September 05, 2012

Sheet 69 of 105


SSID = User.Interface



M14 DIS


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title Hall Sensor		
Size A4	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		Sheet 70 of 105

SSID = DEBUG PORT



SSID = CPU

CPU XDP



M14 DIS

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size	Document Number	Rev	
A3	OAK14 Chief River DIS	A00	
Date: Wednesday, September 05, 2012		Sheet 71	of 105

(Blanking)

M14 DIS



Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		
Sheet 72 of 105		





(Blanking)

M14 DIS



Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 73 of 105

SSID = SDIO




M14 DIS



Title SD/XD/MS/MMC Card CONN		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012 Sheet 74 of 105		

(Blanking)

M14 DIS

			Wistron Corporation		
			21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
Express Card					
Size	Document Number				Rev
A3	OAK14 Chief River DIS				A00
Date: Wednesday, September 05, 2012		Sheet 75		of 105	

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 76 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		Sheet 77 of 105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 78 of 105

(Blanking)

M14 DIS

	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
---	---

Title: **Free Fall Sensor**

Size A3	Document Number OAK14 Chief River DIS	Rev A00
------------	---	-------------------

Date: Wednesday, September 05, 2012 Sheet 79 of 105

(Blanking)

M14 DIS






Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		
Sheet 80 of 105		1



(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
Reserved		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012		Sheet 81 of 105

SSID = User.Interface







N13P-GS1

Strap Pin Name	Logical strapping name bit#	Logical strapping name bit#	Logical strapping name bit#	Logical strapping name bit#
ROM_SCLK	PCL_DEV[0]	SUB_VENDOR	PCL_DEV[0]	PEX_PLL_SM_TERM
ROM_SI	RAMCFG[0]	RAMCFG[0]	RAMCFG[0]	RAMCFG[0]
ROM_SO	VGA_DEVICE	VGA_DEVICE	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[0]	USER[0]	USER[0]	USER[0]
STRAP1	RAM_CFG[0]	RAM_CFG[0]	RAM_CFG[0]	RAM_CFG[0]
STRAP2	PCL_DEV[0]	PCL_DEV[0]	PCL_DEV[0]	PCL_DEV[0]
STRAP3	SOR3_EXPOSED	SOR3_EXPOSED	SOR3_EXPOSED	SOR3_EXPOSED
STRAP4	RESERVED	PCI_SPEED_CHANGE_GEN	PCI_MAX_SPEED	DP_PLL_VDD33V

10k ohm pull-up
 43k ohm pull-up
 5k ohm pull-down
 5k ohm pull-down
 43k ohm pull-down

GPU	N13P-GS
STRAP 0	PULL UP 45.3K
STRAP 1	PULL DOWN 4.99K
STRAP 2	PULL DOWN 15K
STRAP 3	PULL DOWN 4.99K
STRAP 4	PULL DOWN 45.3K
ROM_SO	PULL UP 10K
ROM_SCLK	PULL UP 4.99K
	ROM_SI pin
VRAM	
128M*16 DDR3 Samsung	Pull down 24.9K ohm
K4W2G1646E-BC11	
128M*16 DDR3 Hynix	Pull down 30K ohm
H5TQ263DFR-11C	

Part Reference	Part Number	Value	PIC Footprint
R82H1D5	ROM_S0	45.3K	RAMCH16
R82C1	ROM_S1	4.99K	RAMCH16
R82C2	ROM_S2	15K	RAMCH16
R82C3	ROM_S3	4.99K	RAMCH16
R82C4	ROM_S4	45.3K	RAMCH16
R82C5	VRAM		
R82C6	VRAM		
R82C7	VRAM		
R82C8	VRAM		
R82C9	VRAM		
R82C10	VRAM		




N13M-GSR

Table 4. Binary Strap Mode Mapping


Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCLK	SMB_ALT_ADDR	10k Ω	Pull-down to GND
ROM_SI	SUB_VENDOR	10k Ω	Pull-up to 3V3 if VBIOS ROM exists Pull-down to GND if no VBIOS ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note
STRAP1	RAM_CFG[1]	10k Ω	See Note
STRAP2	RAM_CFG[2]	10k Ω	See Note
STRAP3	RAM_CFG[3]	10k Ω	See Note
STRAP4	PCI_MAX_SPEED	10k Ω	Pull-down to GND

GPU	N13M-GS	STRAP 0	STRAP 1	STRAP 2	STRAP 3	
STRAP 4	PULL DOWN 10K					
ROM_SCLK	PULL DOWN 10K					
ROM_SO	PULL DOWN 10K					
ROM_SI	PULL DOWN 10K					
VRAM						
128M*16 DDR3 Samsung	PULL UP 10K	PULL UP 10K	PULL DOWN 10K	PULL UP 10K	PULL UP 10K	0x8
128M*16 DDR3 Hynix	PULL DOWN 10K	PULL DOWN 10K	PULL UP 10K	PULL UP 10K	PULL UP 10K	0xC
256M*16 DDR3 Samsung	PULL UP 10K	PULL DOWN 10K	PULL DOWN 10K	PULL DOWN 10K	PULL DOWN 10K	0x1
256M*16 DDR3 Micron	PULL UP 10K	PULL DOWN 10K	PULL UP 10K	PULL DOWN 10K	PULL DOWN 10K	0x5


4/9 update GPU strapping






N13M-GSR



N13P-GS1




N13P-GS : 27A




XVDD_1~38
NC : N13P-GL

GPU



3.3V +/- 5%
85mA

0.1U Under GPU
4.7U NEAR TO GPU
1U NEAR TO GPU



M14 DIS

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Title: **GPU DPPWR/GND(5/5)**

Size: Document Number

Customer: **OAK14 Chief River DIS** Rev: **A00**

Date: Wednesday, September 05, 2012 Sheet: 87 of 105

Frame Buffer Partition A-Lower Half







M14 DIS

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **GPU-VRAM1,2 (1/4)**

Size A3	Document Number	Rev
	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012	Sheet 88	of 105



Frame Buffer Partition A-Upper Half



M14 DIS



Frame Buffer Partition B-Lower Half




M14 DIS

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **GPU-VRAM5,6 (3/4)**

Size A3	Document Number	Rev
	OAK14 Chief River DIS	A00
Date: Wednesday, September 05, 2012	Sheet 90	of 105



Frame Buffer Partition B-Upper Half



72.41646.00U



72.41646.00U



M14 DIS


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GPU-VRAM7,8 (4/4)**

Size A3 | Document Number: **OAK14 Chief River DIS** | Rev: **A00**

Date: Wednesday, September 05, 2012 | Sheet 91 of 105

V-BOOT	VID0	VID1	VID2	VID3	VID4	VID5	VID6
0.9000V	0	0	0	0	1	1	0




Please confirm with H/W for resistor pull high and pull GND

Please confirm on H/W side whether have resistor pull high and pull GND by 100 ohm


I/P cap: 100 25V K0805 XSR/ 78.10422.511
 Inductor: CHIP COIL 0.300H POWN1047-8300H 1.05mohm/ Isat =60A rms68.R3610.208
 O/P cap: CHIP CAP 470UF 2V REF50D471X/ 3.5Ams Panasonic/79.47719.28L
 R/S: RJK033KDA-00R3A / 10mohm/1.5mOhm4.5VgR/ 84.0036.037
 L/S: RJK03KSDA-00R3A / 3mohm/3.5mOhm4.5VgR/ 84.0035.037

3D3V_VGA_S0




1D05V_VGA_S0

3D3V_VGA_S0 should ramp-up before VGA_Core
VGA_Core should ramp-up before 1D05V_VGA_S0
1D05V_VGA_S0 should ramp-up before 1D05V_VGA_S0



1D5V_VGA_S0



NV do not need 1.8V

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LVDS Switch			
Size	Document Number	Rev	
A3	OAK14 Chief River DIS	A00	
Date: Wednesday, September 05, 2012	Sheet 94	of	105

(Blanking)

M14 DIS

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number	Rev	
A3	OAK14 Chief River DIS	A00	
Date: Wednesday, September 05, 2012	Sheet 95	of	105

SSID = SDIO


(Blanking)

M14 DIS




Title		
TOUCH PANEL		
Size	Document Number	Rev
A3	OAK14 Chief River DIS	A00
Date:	Wednesday, September 05, 2012	Sheet 96 of 105

SSID = Mechanical



SSID = EMI



M14 DIS

DELL Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **UNUSED PARTS/EMI Capacitors**

Size A3	Document Number	Rev
Date: Wednesday, September 05, 2012	OAK14 Chief River DIS	A00
Sheet 97 of 105		

Chief River Platform Power Sequence

(AC mode)

Red Words: Controlled by EC GPIO




Within logic high level, and disable it if no case than the logic low level.

Td
VREF_PCH must be powered up before Vaux1_1, or after Vaux1_1 within 0.7V. Also, VREF_PCH must power down after Vaux1_1, or before Vaux1_1 within 0.7V.


Not floating.

Press the power button status


This signal has no internal pull-up resistor and has no protection if no de-bounce on the input.



After Power Button




Td
VREF_PCH must be powered up before Vaux1_1, or after Vaux1_1 within 0.7V. Also, VREF_PCH must power down after Vaux1_1, or before Vaux1_1 within 0.7V.



This signal represents the Power Good for all the non-DIMM and non-graphic power rails.

(DC mode)


Red Words: Controlled by EC GPIO



Press the power button status


VREF_PCH must be powered up before Vaux1_1, or after Vaux1_1 within 0.7V. Also, VREF_PCH must power down after Vaux1_1, or before Vaux1_1 within 0.7V.

In case of a non-Deep R4IS Platform (model 143 should be added to 107 which will have 11 CMOS switches).




VREF_PCH must be powered up before Vaux1_1, or after Vaux1_1 within 0.7V. Also, VREF_PCH must power down after Vaux1_1, or before Vaux1_1 within 0.7V.

This signal represents the Power Good for all the non-DIMM and non-graphic power rails.




N13M-GS Power-Up/Down Sequence





For power-down, reversing the ramp-up sequence is recommended.

OAK14 Chief River POWER UP SEQUENCE DIAGRAM



Power Up Sequence: -8 ~ 13




M14 DIS

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Power Block Diagram**

Size: A3	Document Number: OAK14 Chief River DIS	Rev: A00
Date: Wednesday, September 05, 2012 Sheet 100 of 105		


PCH SMBus Block Diagram



KBC SMBus Block Diagram




OAK14 DIS CLK Block Diagram




Regulatory Model: P22G
Regulatory Type: P22G004

Thermal Block Diagram



Audio Block Diagram



M14 DIS

Version	Date	PAGE	Description of Required Change
X01	5/10	P38	Dummy R3818 R3813 for DT Mode
X01	5/10	P20	Change CLK_PCIE_WLAN_REQ# PU from 3D3V_S5 to 3D3V_S0 & change port 3 to port 2(non AOAC)
X01	5/10	P86	Dummy R8613 (for N13M-GS1 strappin)
X01	5/28		Update connector list(5/28) for X01
X01	5/30	P49	Add TPNL1 (USB20 port#3)
X01	5/30	P29	Add delay circuit for Audio Jack JD pin
X01	5/30	P59	Change RJ45 Conn
X01	6/1	P38	Stuff PQ3801 PR3814 PR3815 for DT mode
X01	6/1	P37	Change R3713 to 10k for sequence timing
X01	6/1	P31	Change R3118 to 20k for sequence timing
X01	6/1	P69	Add KBL1 and keyboard backlight function
X01	6/1	P27	Change PCB version from X00 to X01
X01	6/5	P46	Fine tune the level of 1d5v_vga_s0: PR4601 (47K -> 57.6K)
X01	6/5	P58	Add TVS at combo JACK & RJ45 for EMI request
X01	6/5	P18	Move the KB_LED_BL_DET from GPIO5 to GPIO4
X01	6/11		Implement EMI change request 6/11
X01	6/11	P27	Delete RN2702 , DY R2716, Stuff R2717 For DT Mode
X01	6/11	P21	Add VRAM detect circuit at PCH_GPIO57
X01	6/11	P51	Change D5101 to 83.00056.G11 for lower internal cap
X01	6/12	P18	Move USB2.0 from port4# to port2#
X01	6/12	P49	Modify CAMERA1 to CAM1
X01	6/13	P61	Separate the USB3.0 PWR to USB30_VCCA & USB30_VCCB
X01	6/14	P49	Add LCD Back Light control circuit from KBC GPIO33
X01	6/14	P40	implement Power team request item
X01	6/15	P31	Change C3102=C3103=18pf for Xtal vendor request
X01	6/15	P62	Modify cap value for USB30_VCCA & USB30_VCCB
X01	6/18	P69	DY the Keyboard back light parts, add R6916 for PU
X01	6/18	P61	Change TC6102 & TC6104 to 78.10710.52L; TC6103 to 79.10710.60L
X01	6/18	P20	Move WLAN from PCIE 4# to PCIE 3#
X01	6/18	P51	implement EMI team request item (6/15)
X01	6/18	P69	Remove R6916 Stuff R6912
X01	6/18	P69	Change Q6801-Q6805 & Q6902 to 84.00144.P11

M14 DIS



Title

Change History

Size A3	Document Number OAK14 Chief River DIS	Rev A00
Date: Wednesday, September 05, 2012		Sheet 104 of 105

