


R03/V03 UMA BLOCK DIAGRAM

LAYER 1 : TOP
LAYER 2 : GND
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : GND
LAYER 6 : BOT



power State	+RTC_CELL	+DC_IN +DC_IN_SS +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+VCHGR +PWR_SRC +5V_ALW_2 +3.3V_ALW +5V_ALW +15V_ALW +3.3V_LAN (for V03)	+5V_SUS +3.3V_SUS +1.5V_SUS +1.5V_CPU +DDR_VTTREF +3.3V_LAN (for R03)	+VCC_CORE +1.05V_PCH +5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +VCCSA +0.75V_DDR_VTT +LCDVCC +VCC_GFX_CORE	
S0	ON	ON	ON	ON	ON	
S1						
S3	ON	ON	ON	ON	OFF	
S4/S5 AC	ON	ON				
S4/S5 DC Only	ON		ON	OFF	OFF	
AC/DC No Exist	ON	OFF	OFF	OFF	OFF	

SMBCLK SMBDATA								
SMB_CLK_ME1 SMB_DAT_ME1								
AB1A_CLK AB1A_DATA								



Quanta Computer Inc.


PROJECT : R03/V03



Quanta Computer Inc.


BLANK

Sandy Bridge Processor (DMI, PEG, FDI)




PEG_ICOMPO 12mil
PEG_ICOMPI, PEG_RCOMPO 4mil,

DP & PEG Compensation




eDP Hot-plug (Disable)



Sandy Bridge Processor (CLK,MISC,JTAG)

follow SS8: SNB_IVB# N.A at SNB EDS #27637 0.7v1




Change OD part same with PDC


Copy from PDC

R8239, R8241 change to 5%

Pin1	Pin2	Pin4
L	L	L
L	H	L
H	L	L
H	H	H




Follow #DG1.0 436735 P107
DRAMRST# Routing Illustration



Quanta Computer Inc.
PROJECT : R03/V03


Sandy Bridge Processor (DDR3)




Sandy Bridge Processor (GRAPHIC POWER)

POWER

POWER




Take care Q3509 $V_{gs}(\text{MAX})=2.5$



Size	Document Number Sandy Bridge 4/5	Rev 2A
Date:	Monday, January 24, 2011	Sheet 7 of 42

Sandy Bridge Processor (GND)

Sandy Bridge Processor (RESERVED, CFG)



Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PCI-E Static x16 Lane Reversal)	Normal Operation	Lane Reversed
CFG3 (PCI-E Static x4 Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP




Quanta Computer Inc.

PROJECT : R03/V03



Size Document Number
Sandy Bridge 5/5
Rev 2A

Date: Monday, January 24, 2011 Sheet 8 of 42

Cougar Point (DMI, FDI, PM)



PCH Pull-high/low(CLG)




On Die DSW VR Enable

High = Enable (Default)

Low = Disable

System PWR_OK(CLG)




Quanta Computer Inc.


PROJECT : R03/V03

Cougar Point (LVDS,DDI)

Cougar Point (GND)





Cougar Point (HDA, JTAG, SATA)



PCH JTAG Debug (CLG)


5% fine (Intel), 210->200 (PDDG, Intel) MP remove(Intel)



PCH Strap Table


Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	+3.3V_SUS R41 1K 4 NC ACZ SPKR
HDA_SDO	Flash Descriptor Security	PWROK	0 = Default (weak pull-down 20K) 1 = Override	+3.3V_SUS R146 1K 4 NC ACZ SDO
Del 0510			Remove SPI_MOSI from PCH strapping, HR_C/L_v0.91	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	+RTC_CELL R434 330K/J 4 PCH INTRVRMEN
HDA_SYNC	On-Die PLL VR Volatge Select	RSMRST	0 = Support by 1.8V (weak PD) 1 = Support by 1.5V	+3.3V_SUS R118 1K 4 ACZ SYNC R

PCI/USBOC# Pull-up(CLG)



Cougar Point-M (PCI,USB,NVRAM)

U16E



RSVD

change SMIB# to SMI

swap pin cause MODC_EN follow 14"
[26] TEST_WOOFER_EN TEST_WOOFER_EN
VIA USB3.0 Drop now,
no need VIA_LP net

Check with BIOS program
or not? (have to be not)




EMI solution pop C518, C512

SV_SET_UP

High = Strong (Default)

PLTRST#(CLG)



USB2.0 & ESATA LEFT
USB2.0 RIGHT

WLAN
WWAN
BT

CARD READER
Express card


Biometric
Camera
Touch Screen

Pin Name	Strap description	Sampled	Configuration									
GNT2# / GPIO53	ESI strap (Server only)	PWROK	Should not be pull-down (weak pull-up 20K)									
GNT3# / GPIO55	Top-Block Swap Override	PWROK	0 = "top-block swap" mode 1 = Default (weak pull-up 20K)									
Defined in EDS (Intel)												
GNT1# / GPIO51	Boot BIOS Selection 1 [bit-1]	PWROK	<table><tr><th>Bit 0</th><th>Bit 1</th><th>Boot Location</th></tr><tr><td>1</td><td>1</td><td>SPI *</td></tr><tr><td>0</td><td>0</td><td>LPC</td></tr></table>	Bit 0	Bit 1	Boot Location	1	1	SPI *	0	0	LPC
Bit 0	Bit 1	Boot Location										
1	1	SPI *										
0	0	LPC										
GPIO19	Boot BIOS Selection 0 [bit-0]	PWROK										
BBS_BIT1 R102 *1K 4 NC [11] BBS_BIT0 R327 *1K 4 NC Default weak pull-up on GNT0/1# [Need external pull-down for LPC BIOS]												
DF_TV5	DMI and FDI Tx/Rx Termination Voltage	PWROK	weak pull-down 20kohm									
R314 2.2K +1.8V_RUN DF_TV5 [14] follow CheckList_1.5, DF_TV5 pu-high 2,2k only, Remove R315												



Quanta Computer Inc.
PROJECT : R03/V03

U16B



Signal	Value	Pin
PCIE CLK REQ0#	10K 4	R89
PCIE CLK REQ3#	10K 4	R399
PCIE CLK REQ4#	10K 4	R100
PCIE CLK REQ5#	10K 4	R123
PCIE CLK REQ6#	10K 4	R117
PCIE CLK REQ7#	10K 4	R101
PCIE CLK REQ2#	10K 4	R42
PEG_B_CLKRQ#	10K 4	R99

Signal	Pin	Value
CLK_DMIN	R25	10K 4
CLK_DMIP	R29	10K 4
CLK_GND1_N		
CLK_GND1_P	R302 1	2 10K 4
CLK_BUF_DREFCLKN	R126	10K 4
CLK_BUF_DREFCLKP	R125	10K 4
CLK_BUF_DREFSSCLKN	R31	10K 4
CLK_BUF_DREFSSCLKP	R30	10K 4
CLK_PCH_14M	R78	10K 4

	Configurable as a GPIO or as a programmable output clock which can be configured as one of the following:
CLKOUTFLEX0 /GPIO64	• 33 /27 /48/ 14.318 MHz / DC Output logic '0'
CLKOUTFLEX1 /GPIO65	unsupported clock output value (default) / 27/ 14.318 MHz output to SIO/EC /48/24 MHz
CLKOUTFLEX2 /GPIO66	• 33/25/27/48/24/14.318 MHz / DC Output logic '0'
CLKOUTFLEX3 /GPIO67	• 27/14.318 output to SIO/48/24 MHz (default)



Quanta Computer Inc.
PROJECT : R03/V03

PROJECT : R03/V03

Cougar Point 5/7

Size	Document Number
------	-----------------

Date: Monday, January 24, 2011

Sheet 13 of 42


2A

Cougar Point (GPIO,VSS_NCTF,RSVD)

Pin Name	Strap description	Sampled	Configuration
GPIO28	On-die PLL Voltage Regulator	RSMRST#	0 = Disable 1 = Enable (Default)



GPIO Pull-up/Pull-down(CLG)



Ask Intel, what's the function?

Add Description in EC GPIO table (keyboard controller reset)

Can be del




Have to Reserve

HOST ALERT#1 R381 1K 4 +3.3V_SUS


Intel ME Crypto Transport Layer Security (TLS) cipher suite
Low = Disable (Default)
High = Enable

MFG-TEST Can be del



Quanta Computer Inc.
PROJECT : R03/V03

Size	Document Number	Rev
	Cougar Point 6/7	2A
Date	Monday, January 24, 2011	Sheet 14 of 42



CougarPoint_R1P0

SGPIO Confirm with Intel



BMBUSY#:(Intel feedback)
Follow CRB checklist, 1K is for intel BIOS validation purpose.


BMBUSY#:
If not used, require a weak pull-up (8.2- KΩ to 10 kΩ) to Vcc3_3.
CRB(V1.0)P28: it has 1K PU and 100 ohm on this net for validation purpose.

DMI TERMINATION VOLTAGE OVERRIDE

Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)




COUGAR POINT (POWER)




the trace needs to be at least 20 mils width
with full VSS/VCC reference plane. 1mA (8mils)

Cougar Point (POWER)




Ask PD3 or Intel, why
need 1ohm
change to +/-5%



H=8.0mm,RVS



M3 reserve







SO-DIMMA SPD Address is 0XA0
SO-DIMMA TS Address is 0X30




	DIMM0_SA0	DIMM0_SA1
DOMM0	0	0
DOMM1	0	1


Place these Caps near So-Dimm0.










M1 VREF



S3 Power reduce








ESATA + USB Conn + Power share






S3/S5 USB charging circuit



USBP0_BUS_SW_CB0	Mode
Low	DCP, Auto-detect
High	CDP, BC Spec 1.1


ES(PG1.0): Stuff R66, Remove R65
MP(PG1.1): Remove R66, Stuff R65

	R8224	mA
OC limitation	100k ohm	480
	22.1k ohm	2171
		Applied Now






E-SATA Re-driver


Layout Note: Please put those on the same side of MB PCB



SATA Connector UM8





3-axis Fall Sensor (HDD data protector)




ODD Connector

Change connector as ME request

DG: Place TX cap close to connector





Backwards Compatibility



Drive powered on, MD# is High
Drive powered off, MD# is Low

Because the drive does not support ZPODD, the driver never powers off the power FET and never connects the MD/DA pin to the drive

change RUN to ALW, change TRANS MOS for cost down



From FM9





Quanta Computer Inc.

PROJECT : R03/V03


Size	Document Number	Rev
	SATA HDD/ODD	2A
Date: Monday, January 24, 2011	Sheet 21 of 42	


RTS5128-QFN24





SP1	XD RDY	SD WP	MS CLK
SP2	XD RE#	SD D1	MS INS#
SP3	XD CE#	SD D0	MS D7
SP4	XD CLE	SD D7	MS D3
SP5	XD ALE	SD D6	MS D0
SP6	XD WE#	SD CD#	MS D6
SP7	XD WP	SD CLK	MS D2
SP8	XD D0	SD D5	MS D0
SP9	XD D1	SD CMD	MS D4
SP10	XD D2	SD D4	MS D1
SP11	XD D3	SD D2	MS D5
SP12	XD D4	SD D1	MS BS
SP13	XD D5	SD D0	
SP14	XD D6	SD D7	


Share Pin








HOTKEY CON



MB to Express Card Board



Quanta Computer Inc.




PROJECT : R03/V03

SIO (ITE8518E)



*NOTE: ALC269_VB type add the LDO circuit in IC

VA type: PIN28 作為MIC之偏壓
PIN31接A-GND

VB type: PIN31 作為MIC之偏壓
PIN28接CAP作為內部LDO
output 輸出濾波用



Analog Plane
Digital Plane



INTERNAL SUBWOOFER AMP Only for 17''



+5V_SPK_AMP

R513
100K



SYNC

R512
*100K_NC


SYNC	Condition
VDD	Spread-spectrum mode with fS = 1200kHz ±70kHz.
GND	Fixed-frequency mode with fS = 1100kHz.
FLOAT	Fixed-frequency mode with fS = 1500kHz.
Clocked	Fixed-frequency mode with fS = external clock frequency.



MAX4492AUD need to change part?



place close to connector side



Change to X7R

+5V_SPK_AMP

R503
*100K_NC

AUD SUB GAIN1

R504
100K


GAIN1	GAIN2	GAIN
0	0	24dB
1	0	18dB
0	1	12dB
1	1	6dB

R506
100K


AUD SUB GAIN2

R508
*100K_NC


For EC 4Mbit (512K Byte)



For PCH 32Mbit (4M Byte)



RTC






james command change part number

Double, 25°C, Vf=0.4V, If=25mA
one, 25°C, Vf=0.35V, If=15.8mA

Touch Screen Module

Note:


1. VBUS IND:VBUS indication should be supplied to single the DuoSense to connect According to the USB 2.0 specification. A GND voltage from the host should indicate a connection.
2. Maximum cable resistance on VCC, GND should be 150m ohm.
3. FPC cable should support 12MHz USB singles. A tri-state should indicate no connection.




Quanta Computer Inc.

PROJECT : R03/V03

Size	Document Number	Rev
FLASH / RTC		2A
Date: Monday, January 24, 2011	Sheet 27 of 42	

[illegible]

Key board illumination



KEYBOARD CONNECTOR

51510-03041-001

Pinout:


- Pin 30: CAP_LED
- Pin 29: (Marked with X, not connected)
- Pin 28: GND2
- Pin 27: KSO10
- Pin 26: KSO11
- Pin 25: KSO9
- Pin 24: KSO14
- Pin 23: KSO13
- Pin 22: KSO15
- Pin 21: KSO16
- Pin 20: KSO12
- Pin 19: KSO0
- Pin 18: KSO2
- Pin 17: KSO1
- Pin 16: KSO3
- Pin 15: KSO8
- Pin 14: KSO6
- Pin 13: KSO7
- Pin 12: KSO4
- Pin 11: KSO5
- Pin 10: KSI0
- Pin 9: KSI3
- Pin 8: KSI1
- Pin 7: KSI6
- Pin 6: KSI2
- Pin 5: KSI4
- Pin 4: KSI5
- Pin 3: KSI6
- Pin 2: KSI7
- Pin 1: GND1

Connections:


- Pin 29: X (Not connected)
- Pin 30: CAP_LED
- Pin 1: KB_DET# (via 10K pull-down resistor)
- Pin 2: +3.3V_ALW (via resistor R303)

Biometric Finger Printer



The schematic diagram illustrates the electrical connections for a Biometric Finger Printer. It features a USB Type-A connector (J6) and a USB Type-B connector (J5). The circuit includes a 3.3V power supply, a 12pF capacitor (C280), and an ESD protection diode (ESD2). The USB Type-A connector pins are labeled: 1 (GND), 2 (D-), 3 (D+), 4 (D-), 5 (D+), 6 (GND). The USB Type-B connector pins are labeled: 1 (D-), 2 (D+), 3 (D-), 4 (D+), 5 (D-), 6 (D+). The ESD2 diode is connected between the USB Type-A pins 1 and 2, and the USB Type-B pins 1 and 2. The 3.3V power supply is connected to the USB Type-A pin 1 and the USB Type-B pin 1.




MB to LED Board conn




3VALW ON POWER LOGIC



PWR button board form UM7





Instant ON function




Quanta Computer Inc.
PROJECT : R03/V03

Size	Document Number	Rev
		2A
Date:	Monday, January 24, 2011	Sheet 30 of 42




FAN CONTROL








ADDR_SEL
HIGH: 0101 110xb
OPN: 0111 101xb
GND: 0101 111xb





SHDN_SEL
HIGH: External Diode 2 Mode
OPN: AMD CPU/Diode Mode
GND: Intel Transistor Mode








H6, H11 on the button side






Continuous current : 11A
Rds(on) : 18mohm


+VCHGR
Fs=400K
Max : 4.7A
6 Cell / 48W
9 Cell / 90W


+VCHGR
Control IC: ISL88731C
H/S MOSFET: A04496 , Rds(on)=26mohm, PD:3.1W
L/S MOSFET: A04496 , Rds(on)=26mohm, PD:3.1W
Inductor: 5.8uH +-30% 5.5A SDSL10D40F-5R8Y(TTA), DCR=22mohm
Output Cap: 2*10u 25V(+/-10%, X6S, 1206)



Adapter type	65W	90W
ADAPT_TRIP_SET	0	1
SETTING CURRENT	3.7A	5.6A

DC/DC +3V_ALW/+5V_ALW /+15V_ALW





+VCCSA	VCCSA_VID1
0.8V	High
0.9V	Low



Quanta Computer Inc.

PROJECT : R03/V03

VCCSA (TPS51461)

Size	Document Number	Rev
		2A

Date: Monday, January 24, 2011 Sheet 39 of 42

