

Hadley15" Schematics Document

Haswell ULT

2013-06-28
REV : A00

DY : None Installed
UMA: UMA only installed
OPS: Optimus solution installed.
eDP: Support eDP Panel installed.
LVDS: Support LVDS Panel installed.

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number


Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 1 of 101

Project code : 91.47L01.001
PCB P/N : 12311-1
Revision : A00



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
A3

Document Number
Hadley 15"


Date: Friday, June 28, 2013

Rev
X02




Sheet 3 of 101

SSID = CPU

[24,42,44,46] H_PROCHOT# <<<>>>
Layout Note:
Impedance control:50 ohm




Layout Note:
Design Guideline:
SM_RCOMP keep routing length less than 500 mils.



Layout Note:
Place close to DIMM

SSID = CPU




<Core Design>




Title			
CPU (DDR)			
Size	Document Number	Rev	
Custom	Hadley 15"	X02	
Date: Friday, June 28, 2013	Sheet	5 of	101

SSID = CPU



Layout Note:

- 1.Referenced "continuous" VSS plane only.
- 2.Avoid routing next to clock pins or noisy signals.
- 3.Trace width: 12~15mil
- 4.Isolation Spacing: 12mil
- 5.Max length: 500mil



PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)

CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR
	1 : DISABLED

DISPLAY PORT PRESENCE STRAP

CFG[4]	0 : ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
	1 : DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size
A3

Document Number


Hadley 15"

Rev
X02

Date: Friday, June 28, 2013







Sheet 6 of 101

SSID = CPU



Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwngh match<25mil



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size
A

Document Number

Hadley 15"


Rev
X02

Date: Friday, June 28, 2013


Sheet 7 of 101

SSID = CPU

HDMI




SSID = CPU




Layout Note:

1. Place close to CPU
2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
3. Lwnngth match<25mil

SSID = CPU



SSID = CPU



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(Power CAP2)

Size

Document Number

Rev

A3


Hadley 15"

X02

Date: Friday, June 28, 2013

Sheet 11 of 101

SSID = MEMORY



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
M1&M3
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013


Sheet 14 of 101

SSID = CPU



PCIe Table

Port	Device	Share BUS
1	N/A	USB3.0_3
2	N/A	USB3.0_4
3	WLAN	
4	LAN+ Card reader	
5 (4lane)	GPU	
6 (4lane)	N/A	SATA0~3




Layout Note:

- 1. PCIe_RCOMP/ PCIe_IREF trace width=12~15mil
- 2. Isolation Spacing: 12mil
- 3. Total trace length<500mil


USB 2.0 Table

Pair	Device
0	USB3.0 Port2
1	USB3.0 port1 (with Power Share)
2	USB3.0 Port3
3	USB3.0 Port4
4	CAMERA
5	WLAN
6	Touch Panel
7	N/A




Layout Note:


- 1. USB_COMP using 50 ohm single-ended impedance
- 2. Isolation Spacing :15mil
- 3. Total trace length<500mil



www.qdzbxw.com




SSID = CPU



Layout Note:

4mil trace at break-out and 3
12-15mil trace with <0.2 ohms
and length total <= 500mils.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RTC/SATA/HDA/JTAG)Size
A3

Document Number


Hadley 15"

Rev
X02




Date: Friday, June 28, 2013

Sheet 19 of 101

SSID = CPU





GPIO[47:44]=[1,1,1,1] for SODIMM configuration



BIOS strap pin:

BIOS UMA/DIS Strap pin		
	BOARD_ID1	BOARD_ID2
PX(AMD)	0	0
DIS	0	1
UMA	1	0
Optimus(NV)	1	1



PCH strap pin:

NO REBOOT	
HDA_SPKR	★ Low = Disable (Default) High = Enable

The internal pull-down is disabled after PLTRST# deasserts

Top-Block Swap Override mode	
SDIO_D0 / GPIO66	High = Enable "Top-Block swap" mode (Default) ★ Low = Disable "Top-Block swap" mode




The internal pull-down is disabled after PLTRST# deasserts

TLS Confidentiality	
GPIO15	★ Low = Disable Intel ME Crypto TLS High = Enable Intel ME Crypto TLS

The internal pull-down is disabled after RSMRST# deasserts.



Boot BIOS Strap Bit BBS	
Boot BIOS Destination	★ Low = SPI High = LPC

The internal pull-down is disabled after PLTRST# deasserts



Layout Note:

1. Referenced "continuous" VSS plane only.
2. Avoid routing next to clock pins or noisy signals.
3. Trace width: 12-15mil
4. Isolation Spacing: 12mil
5. Max length: 500mil




<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (GPIO)		
Size A3	Document Number	Hadley 15"	
Date: Friday, June 28, 2013	Sheet 20	of	101



SSID = CPU




<Core Design>

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
RSVD					
Size	Document Number				Rev
A3	Hadley 15"				X02
Date:	Friday, June 28, 2013		Sheet	22	of 101

SSID = CPU




Layout Note:
Need very close to EC




SSID = Flash.ROM

SPI Flash ROM(8M) for PCH




Source	QUAD/DUAL fast read	DUAL fast read
72.25Q64.K01	O	O
72.25647.00A	O	O

Single SPI shared flash connection (SPI Quad I/O mode)



Refer to "NCPE985x/ NPCE995x board design reference guide"

SSID = RBATT




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Flash/RTC		
Size A3	Document Number Hadley 15"	Rev X02
Date: Friday, June 28, 2013	Sheet 25 of 101	



SSID = Thermal







TEMPERATURE (°C)		T_CRIT#				
		2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ
ALERT#	2KΩ	77	87	97	107	117
	7.5KΩ	79	89	99	109	119
	10.5KΩ	81	91	101	111	121
	14KΩ	83	93	103	113	123
	18.7KΩ	85	95	105	115	125



SSID = AUDIO



Azalia I/F EMI



Layout Note: Width>40mil, to improve Headphone Crosstalk noise

Layout Note: Place close to Pin 13

<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: **Audio Codec ALC3223**
Size: **Hadley 15"**
Customer: **X02**
Date: Friday, June 28, 2013 Sheet 27 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3





Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013




Sheet 28 of 101

SSID = AUDIO





SSID = LOM

GIGA LAN TransFormer



Layout:
Place near RJ45

AFTP3107	1	MDO0+
AFTP3102	1	MDO0-
AFTP3101	1	MDO1+
AFTP3103	1	MDO2+
AFTP3104	1	MDO2-
AFTP3106	1	MDO1-
AFTP3105	1	MDO3+
AFTP3108	1	MDO3-



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved



Size	Document Number	Rev
A3	<i>Hadley 15"</i>	<i>X02</i>

Date: Friday, June 28, 2013	Sheet 32 of 101
-----------------------------	-----------------

SSID = SDIO



Reserve EMI Cap, 0107 CLK Cap DY




<Core Design>




Title			Card Reader CONN	
Size	Document Number	Rev		
A3	Hadley 15"	X02		
Date:	Friday, June 28, 2013	Sheet	33	of 101

SSID = USB



USB3.0 Port2



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB3.0(1)

Size
A

Document Number

Hadley 15"



Rev

X02



Date: Friday, June 28, 2013

Sheet 34 of 101

SSID = USB



0319 modify USB Charger circuit



USB Power SW (U3504)

Vendor	Vendor P/N	Wistron P/N	Priority
Silergy	SY6288DCAC	74.06288.A79	1ST
DII (Diodes)	AP2301MPG-13	74.02301.071	2ND
GMT	G547I2P81U	74.00547.F79	3RD


SB/ (pin 8)	SEL(pin 4)	Feature	pin 1 role (INT or INT/)
0	0	Auto S & C without mouse/keyboard pass through	INT or INT/
0	1	Auto S & C with mouse/keyboard pass through	INT or INT/
1	0	S0 charging with SDP only	INT or INT/
1	1	S0 charging with CDP or SDP only (depending on external device)	INT or INT/
0	M = (1/2)*V _{DD}	Test Mode, M = V _{DD/2} = (1/2)*V _{DD}	

<Core Design>



Title			USB Power SW
Size	Document Number	Rev	X02
Date: Friday, June 28, 2013			Sheet 35 of 101

Power Good



SSID = Reset.Suspend

Layout Note:

Place Close SO-DIMMA.

SA_DIMM_VREFDQ
SODIMM1

M_VREF_CA_DIMMA

SB_DIMM_VREFDQ
SODIMM2

M_VREF_CA_DIMMB

0D675V_VTTREF

0R2J-2-GP
R3704

1D35V_S3

R3706
1K8R2F-GP

2R2F-GP
R3708

R3703
1K8R2F-GP

R3705
0R0402-PAD-2-GP

C3701
SCD022U16V2JX-GP

+V_VREF_PATH3

R3707
24D9R2F-L-GP

Close to DIMM
S3 Power Reduction Circuit PM_DRAM_PWRGD

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

S3 Power Reduction

Size
A3

Document Number


Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 37 of 101

SSID = Reset.Suspend



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DSW

Size
A3

Document Number

Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 38 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Date: Friday, June 28, 2013

Sheet 39 of 101

Rev

X02

Reserved
Hadley 15"

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 40 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 41 of 101


```
SSID = PWR.Support
```

0103 Add EC4203

ndde close to EL4202

Layout Note:

PSID Layout width > 25mil



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size
A

	Document Number
--	-----------------


Hadley 15"

Rev
Y02


Date: Friday, June 28, 2013

Sheet 42 of 101

SSID = PWR.Support



0109 DY PD4301~4303



Layout Note:

Place near Battery CONN

<Core Design>

SSID = Charger

KBC FOR DT MODE
CHECK EE PULL HIGH

DIS_DTM:
H= cell is plus to GND. (reset charger ic)
L=normal

Follow customer circuits


CHECK EE

Follow customer circuits

PWR_CHG_ACOK:
PWR_CHG_REGN=6V
V+=6* (PR4404/ (PR4410+PR4404))=3.27V

BATTERY MON

CHECK EE
follow customer circuits.



ADAPTER TYPE	AD_IA_HW	AD_IA_HW_2	SETTING
90W	L	L	1.099V
65W	H	L	0.862329V
45W	L	H	0.659648V




©Core Design.

DELL Wistron Corporation
21F, 8F, Sec.1, Hsin-Tai Wu Rd., Hsinchu,
Taipei Hsin 221, Taiwan, R.O.C.

File: **CHARGE(BQ24715)**

Rev: X02
Date: Friday, June 28, 2013
Sheet: 44 of 101

```
SSID = PWR.Plane.Regulator_5v3p3v
```




<Core Design>



Title			
3V/5V TPS51225			
Size	Document Number		Rev
Custom	Hadley 15"		X02
Date:	Friday, June 28, 2013	Sheet 45 of	101

```
SSID = CPU.Regulator
```



		28W	15W
Fsw	PR4604	392K	1M
Fsw	PR4607	75K	150K
OCF	PR4609	150k	75K
IMON	PR4610	680K	422K
Load line	PR4620	2.8K	3K

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51622 CPUCORE(1/2)Size
A

Document Number


Hadley 15"

Rev
X02

Date: Friday, June 28, 2013


Sheet 46 of 101

SSID = CPU.Regulator



28W CPU need stuff PC4743, PC4728, PC4739, PC4724, PC4735, PC4738

www.qdzbxw.com



PR4608	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51216 +1.35V SUSSize
A3

Document Number

Hadley 15"

Rev	X02
-----	-----

Date: Friday, June 28, 2013

Sheet 49 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)TPS51312 1D8V

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 50 of 101

D




8

A




SSID = VIDEO




LVDS / EDP Colay Page 53
PL Page 53.

EC (BIST MODE)


Pin	eDP	LVDS	Pin	eDP	LVDS
1	LCDVDD	LCDVDD	16	NC	LVDS_DATA2#
2	LCDVDD	LCDVDD	17	NC	LVDS_DATA2
3	LCDVDD	LCDVDD	18	GND	GND
4	LCDVDD	LCDVDD	19	NC	LVDS_CLK#_R
5	EDP_HP	3D3V_ROM	20	NC	LVDS_CLK#_R
6	LCD_TST_C	LCD_TST_C	21	GND	GND
7	EDP_AUX	LVDS_DDC_CLK	22	GND	GND
8	EDP_AUX#	LVDS_DDC_DAT	23	GND	GND
9	GND	GND	24	DBC_EN	DBC_EN
10	EDP_TX0N	LVDS_DATA0#	25	BRIGHTNESS	BRIGHTNESS
11	EDP_TX0P	LVDS_DATA0	26	BLON_OUT	BLON_OUT
12	GND	GND	27	Color_Engine	Color_Engine
13	EDP_TX1N	LVDS_DATA1#	28	NC	NC
14	EDP_TX1P	LVDS_DATA1	29	DCBATOUT_LCD	DCBATOUT_LCD
15	GND	GND	30	DCBATOUT_LCD	DCBATOUT_LCD



eDP/ LVDS select circuit




INVERTER POWER




Touch panel


X02 remove TPNL1




0307 modify




X02 change CAM1 connector



Camera Power




CAMERA



need close to connector

LCDVDD

LCD Power



Layout Note:
Trace width = 80mil

Layout Note:
Trace width = 80mil





<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File	Document Number	Rev
	LCD Connector	X02
Size	Custom	
Date:	Friday, June 26, 2013	Sheet 52 of 101

SSID = VIDEO

www.qdzbxw.com



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013Sheet 55 of 101

SSID = SATA



Layout Note:

AC coupling Cap;
place near CONN(<100mils)




Table 1: Tx/Rx EQ & DE Pulse Width Settings

DE1/DE2	CH1/CH2De-Emphasis dB(@6Gbps)
NC (default)	-6
0	0
1	-3

EQ1/EQ2	CH1/CH2Equalization dB (@6Gbps)
NC (default)	0
0	7
1	14

DEW1/DEW2	Device Function→ DE Width for CH1/CH2
0	De-Emphasis Pulse Width Short (recommended setting when link operates at SATA 1.5/3.0/6.0 Gbps)
1 (default)	De-Emphasis Pulse Width Long (recommended setting when link operates at SATA 1.5/3.0 Gbps speed only)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title HDD		
Size A3	Document Number Hadley 15"	Rev X02
Date: Friday, June 28, 2013	Sheet 56	of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3



Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 57 of 101

SSID = Wireless



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

WLAN/BT

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 58 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 59 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Rev
X02

Date: Friday, June 28, 2013



Sheet 60 of 101

SSID = User.Interface


Battery LED1(Amber_LED) LOW acted from KBC GPIO





Power & Battery LED2(White_LED) LOW acted from KBC GPIO




SATA HDD LED



PWRBTN CONN



LED board CONN



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File		LED Bar/Power Button	
Size	Document Number	Rev	
A3		Hadley 15"	
Date:	Friday, June 28, 2013	Sheet	61 of 101



X02

SSID = KBC

Internal Keyboard Connector





CAP LED Control
LOW acted from KBC GPIO




SSID = Touch.Pad


Touch Pad Connector




SSID = User.Interface



A00 0618



A00 0618



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013


Rev
X02

Sheet 64 of 101

SSID = DEBUG PORT

Debug Connector

A00 0625



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A3

Document Number

Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 65 of 101


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <i>Reserved</i>			
Size A4	Document Number Hadley 15"		Rev X02
Date: Friday, June 28, 2013		Sheet 66 of	101

SSID = User.Interface

Free Fall Sensor




Note:

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.

Note:

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

FFS

Size
A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 67 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 68 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 69 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number <i>Hadley 15"</i>	Rev <i>X02</i>
------------	---	--------------------------

Date: Friday, June 28, 2013	Sheet 1 of 70	of 101
-----------------------------	---------------	--------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013

Reserved

Rev
X02

Sheet 71 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"


Date: Friday, June 28, 2013

Reserved

Rev
X02

Sheet 72 of 101


SSID = VIDEO



<Core Design>


		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
		Title _____	
Size	Document Number	GPU PCIE/STRAPPING(1/5) Hadley 15"	
Custom		Sheet	Rev _____ X02
Date:	Friday, June 28, 2013	Sheet	73 of 101

SSID = VIDEO




71.0N14P.00U

OPS




71.0N14P.00U

OPS



71.0N14P.00U

OPS




71.0N14P.00U




OPS

<Core Design>

SSID = VIDEO



SSID = VIDEO




Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000
10.0 k	1001	0001
15.0 k	1010	0010
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111






GPU Product Name	N14P-GT
NV-Internal Chip Part# (used on labels of packaging bag/box materials)	GK107-750
Device ID	0x0FE4
Memory interface	GGDR5
Package	GB4-128

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed WCK (MHz)	Memory Date Code Minimum	Status
128Kx16 GDDR5	Hynix	0x6	1.35V/ 1.35V	H5GQ2H24FR-T2C	2000	N/A	Production candidate
	Samsung	0x7	1.35V/ 1.35V	K4G20325FD-FC04	2000	1219	Post-production candidate


Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROM_SCL	0	0	1	0
ROM_SI	0	1	1	1
ROM_SO	0	0	0	0
STRAP0	1	0	1	0
STRAP1	0	0	0	0
STRAP2	0	0	0	0
STRAP3	0	0	0	0
STRAP4	0	1	1	1




SSID = VIDEO








SSID = VIDEO




Frame Buffer Patition A-Lower Half




Type	FBVREF%	Voltage	GPU_GPIO1
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



SSID = VIDEO







Frame Buffer Partition A-Upper Half




FBVREF Termination


Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



SSID = VIDEO






Frame Buffer Patition B-Lower Half




--	--

Type	FBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low



Mirrored(MF=1)



<Core Design>



Title	Author	Date	Page
Title	Author	Date	Page

GPU-VRAM5,6 (3/4)


Size
Custo

Custom	
--------	--

Date: Friday, June 28, 2013 Sheet 80 of 101

SSID = VIDEO

Frame Buffer Partition B-Upper Half



FBBVREF Termination

Type	FBBVREF%	Voltage	GPU_GPIO10
Un-termination	50%	0.749V	High
Termination	70%	1.0617V	Low

Normal(MF=0)

Mirrored(MF=1)

[75] FBB_EDC[4..7] >>> FBB_EDC4
FBB_EDC5
FBB_EDC6
FBB_EDC7

FBB_DOM4 >>> FBB_DOM[4..7] [75]
FBB_DOM5
FBB_DOM6
FBB_DOM7

[75] FBB_D[32..63] >>> FBB_D[32..63] [75]

>>> FBB_D[32..63] [75]

>>> FBB_D[32..63] [75]

[75] FBB_D[32..63] >>> FBB_D[32..63] [75]

>>> FBB_D[32..63] [75]

[75] FBB_CMD29 >>> FBB_CMD29 [75]

>>> FBB_CMD29 [75]

FBB_WCK45 D4 WCK01#
FBB_WCK45# D5 WCK01#
FBB_WCK67 P4 WCK23#
FBB_WCK67# P5 WCK23#

[75] FBB_WCK67
[75] FBB_WCK67#
[75] FBB_WCK45#

Core Design

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 300, R.O.C.

File: **GPU-VRAM7.8 (4/4)**

Size: Custom Document Number: **Hadley 15"** Rev: **X02**

Date: Friday, June 28, 2013 Sheet: 81 of 101

305V_VGA_S0

PR8263 1 2 10K R21-3-GP PWR_VGA_CORE_EN

PCB38

PR8265 1 2 10K R21-3-GP


[15.63] DGPU_PWR_EN >>>

OPS

305V_VGA_S0

0307 DY PR8263, POP PR8265


0521 change resistor value from 12K ohm to 10K



VGA type	Config	Design Current	EDP-peak	OCp	R1/PR8207	R2/PR8211	R3/PR8204	R4/PR8203	R5/PR8201	C/PC8219
N14P-LP	B	25A	35A	38.5A<OCp<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GE	B	27A	40A	44A<OCp<52A	20K	20K	2K	18K	0	2.7nF
N14P-GS	B	38A	60A	66A<OCp<78A	20K	20K	2K	18K	0	2.7nF
N14P-GT	B	45A	75A	82.5A<OCp<97.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV	B	24A	35A	38.5A<OCp<45.5A	20K	20K	2K	18K	0	2.7nF
N14P-GV2	B	32A	55A	60.5A<OCp<71.5A	20K	20K	2K	18K	0	2.7nF
N14M-GS	B	26A	45A	49.5A<OCp<58.5A	20K	20K	2K	18K	0	2.7nF
N14M-LP	B	22A	35A	38.5A<OCp<45.5A	20K	20K	2K	18K	0	2.7nF
N14M-GL	C	24.33A	35.42A	38.96A<OCp<46.04A	39K	30K	3K	24K	3K	1.8nF
N14M-GE	C	35A	40.89A	44.98A<OCp<53.16A	39K	30K	3K	24K	3K	1.8nF
N14E-GTX	A	95A	125A	137.5A<OCp<162.5A	39K	39K	1.5K	30K	1.5K	1.5nF
N14E-GS	B	65.16A	87.87A	96.66A<OCp<114.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE-B	B	65.37A	98.6A	108.5A<OCp<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GE	B	65.37A	98.6A	108.5A<OCp<128.2A	20K	20K	2K	18K	0	2.7nF
N14E-GL	B	46.35A	71.83A	79.01A<OCp<93.98A	20K	20K	2K	18K	0	2.7nF

Table 1. PWM-VID Spec and Component Values

PWM-VID Spec		Config A	Config B	Config C
Vmin	V	0.6	0.6	0.65
Vmax	V	1.2	1.2	1.15
Vboot	V	0.875	0.9	0.9
Voltage Step Vstep	mV	6.25	6.25	7.25
Number of Voltage Levels N	level	96	96	120
PWM Frequency F_{PWM}	MHz	1.125	1.125	0.676
PWM Minimum Pulse Width T_{PMBT}	ns	9.26	9.26	74
VID Transient Time T	us	<100	<100	<100
Component Value				
R1 (1%)	K Ω	39	20	39
R2 (1%)	K Ω	39	20	30
R3 (1%)	K Ω	1.5	2	3
R4 (1%)	K Ω	30	18	24
RS (1%)	K Ω	1.5	0	3
C	nF	1.5	2.7	1.8



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 84 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"


Rev

X02




Date: Friday, June 28, 2013

Sheet 85 of 101


SSID = User.Interface




0116 Add RF CAP



0528 Add NPTH hole



0117 Add EMC CAP



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 87 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Hadley 15"

Date: Friday, June 28, 2013

Rev
X02

Sheet 88 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 89 of 101

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date:

Friday, June 28, 2013

Sheet

90

of

101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 91 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Date: Friday, June 28, 2013

Rev

X02

Sheet 92 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Hadley 15"

Rev

X02

Date: Friday, June 28, 2013

Sheet 93 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Reserved
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 94 of 101

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title






Reserved

Size	Document Number	Rev
	<i>Hadley 15"</i>	X02

Date: Friday, June 28, 2013	Sheet 95 of 101
-----------------------------	-----------------

SSID = XDP

CPU XDP



<Core Design>

PCH Strapping

Name	Schematics	Notes

Processor Strapping

Pin Name	Strap Description	(Default value for each bit is 1 unless specified otherwise)	Default Value

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION

PCIE Routing

LANE1	X
LANE2	X
LANE3	Mini Card1 (WLAN)
LANE4	X
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	mSATA
2	
3	
4	
5	

USB Table

Pair	Device
0	USB port 1, with Power Share
1	USB 2.0 HDMI
2	USB port2 (usb redriver)
3	X
4	Touch Panel
5	Card Reader
6	BLUETOOTH
7	CAMERA

SMBus ADDRESSES

I ² C / SMBus Addresses	CHIEF RIVER ORB	
	Address	Bus
Device EC SMBus 1 Battery 0 CHARGER FS8122(HDMI Switch) (Bottom Dock) USB3.0 redriver FS8710 (Bottom Dock)	0x16 0x12 0x9E 0x40	BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 Battery 1 PCH Discrete VGA Thermal FS8321 HDMI level shifter NCT7718W	0x16 0x96 & 0x94 0x9C or 0x9E 0x96 & 0x97 0x98 or 0x99	SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
EC SMBus 3 NCT5605Y-0 NCT5605Y-1	0x30 0x32	SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA SMB2_CLK/SMB2_DATA
PCH SMBus SO-DIMMA SO-DIMMB Intel LAN 82579 G-Sensor MINI WLAN INTEL LAN82579		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Table of Content

Size
A3

Document Number
Hadley 15"

Rev
X02

Date: Friday, June 28, 2013

Sheet 97 of 101

E

	5	4	3	2	1
D					
C					
B					
A					

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

Document Number

Rev

Date: Friday, June 28, 2013


Sheet 98 of 101

X02

Intel-Power Up Sequence


(AC mode)

Red printings:KBC GPIO involved




(DC mode)


Red printings:KBC GPIO involved



Wistron SHARK BAY POWER UP SEQUENCE DIAGRAM



PCH SMBus Block Diagram



KBC SMBus Block Diagram

