

CHELSEA DJ2 UMA Schematics Document

AMD Danube CPU S1G4

RS880M + SB820M

2010-05-15

REV : A00

DY : Nopop Component
HDMI : Pop for HDMI function
GIGA : Pop for GIGA LAN
10/100 : Pop for 10/100 LAN

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page		
Size	Document Number	Rev			
Custom	Chelsea DJ2 AMD UMA	A00			
Date:	Friday, May 14, 2010	Sheet	1	of	90

Project code : 91.4EM01.001
PCB P/N : 48.4EM18.011
Revision : 10211-1

Chelsea DJ2 AMD UMA Block Diagram



CHARGER BQ24745RHDR	
INPUTS	OUTPUTS
+DC_IN_SS +CHAGER_SRC	+PWR_SRC
SYSTEM DC/DC RT8205BGQW-GP 46	
INPUTS	OUTPUTS
+PWR_SRC	+5V_ALW2 +3.3V_RTC_LDO +5V_ALW +3.3V_ALW
SYSTEM DC/DC RT8209EGQW 50	
INPUTS	OUTPUTS
+PWR_SRC	+1.1V_RUN
CPU CORE ISL6265AHR2T-T-GP 47	
INPUTS	OUTPUTS
+PWR_SRC	+VCC_CORE +VDDNB
DDR III SUS&VTT TPS51116RGER 49	
INPUTS	OUTPUTS
+PWR_SRC	+1.5V_SUS
SYSTEM DC/DC APL5930KAI 52	
INPUTS	OUTPUTS
+3.3V_ALW	+1.8V_RUN
SYSTEM DC/DC Switches/RT9013 42, 53	
INPUTS	OUTPUTS
+3.3V_ALW +5V_ALW +1.5V_SUS +3.3V_RUN	+3.3V_RUN +5V_RUN +1.5V_RUN +2.5V_RUN
SYSTEM DC/DC TPS51125RGER 48, 51	
INPUTS	OUTPUTS
+3.3V_ALW +1.5V_SUS	+1.1V_ALW +CPU_VDDR
PCB LAYER	
L1: Top L2: VCC L3: Signal L4: Signal L5: GND L6: Bottom	

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title _____

Size **A3** Document Number _____ Rev **A00**

Date: Friday, May 14, 2010 Sheet 2 of 90

Block Diagram
Chelsea DJ2 AMD UMA


Power Block Diagram

Power Shape

Regulator

LDO

Switch




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram	
Size	Document Number	Rev		
Custom	Chelsea DJ2 AMD UMA	A00		
Date:	Friday, May 14, 2010	Sheet	3	of 90


SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Capture from 45484 Rev. 1.02 AMD SB8xx-Series Southbridge Design Guide

USB	
Pair	Device
0	USB1
1	USB3
2	USB2
3	USB1 (I/O Board, 17")
4	WLAN
5	Reserve
6	Reserve
7	Reserve
8	Reserve
9	Reserve
10	CARD READER
11	CAMERA
12	BLUETOOTH
13	Reserve

PCIe Routing

LANE0	MiniCard WLAN
LANE1	LAN


Capture from 46113_rs880m_ds_nda_1.03

(Blanking)

<Core Design>

		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Clock Generator ICS9LPRS480			
Size	Document Number	Rev	
Custom	Chelsea DJ2 AMD UMA	A00	
Date: Friday, May 14, 2010		Sheet 7	of 90

SSID = CPU



SKT-BGA638H176

1'nd 62.10055.111

2'nd 62.10055.181

SSID = CPU

4.70F*4
0.220F*4
1000PF*4
180PF*4

Place near to CPU

0.9V(1.25A) for VDDR
0.9V---DDR1066
1.05V---DDR1333 (1.75A)

CLOSE TO CPU

DANUB




<Core Design>



Title			CPU DDR(2/4)		
Size	Document Number				Rev
Custom	Chelsea DJ2 AMD UMA				A00
Date:	Friday, May 14, 2010	Sheet	9	of	90

SSID = N.B

RS880M : 71.RS880.M05



HDMI

A-LINK

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

AMD-RS880M HT LINK&PCIe(1/4)



Chelsea DJ2 AMD UMA

Rev A00




Sheet 12 of 90

SSID = N.B


RS880M : 71.RS880.M05



Layout Note
Trace at least 15 mil






ALLOW_LDTSTOP:
1 = LDTSTOP# can be asserted
0 = LDTSTOP# has to be de-asserted



UMA: DAC_CLK and DATA with
5V-tolerant, not need level shift

Trace at least 10 mil

55 M_RED
55 M_GREEN
55 M_BLUE



PART 3 OF 6

CRT/TVOUT

PLL PWR

LVTM

CLOCKS PM

MIS.

STRAP_DEBUG_BUS_GPIO_ENABLE# (RS880M use VGA_VSYNCS)

Enables debug bus access through memory I/O pads and GPIOs.

*1 : Disable
0 : Enable

SIDE_PORT_EN# (RS880M use VGA_HSYNCS)

*1 = Memory Side port Not available
0 = Memory Side port available

LOAD_EEPROM_STRAPS#(RS880M use SUS_STAT#)

Selects Loading of STRAPS From EEPROM

*1 : use Default Values
0 : I2C Master can load strap values from EEPROM if connected,
or use default values if not connected

*DEFAULT

TXOUT_L0P
TXOUT_L0N
TXOUT_L1P
TXOUT_L1N
TXOUT_L2P
TXOUT_L2N
TXOUT_L3P
TXOUT_L3N
TXOUT_U0P
TXOUT_U0N
TXOUT_U1P
TXOUT_U1N
TXOUT_U2P
TXOUT_U2N
TXOUT_U3P
TXOUT_U3N

TXCLK_LP
TXCLK_LN
TXCLK_UP
TXCLK_UN

VDDLTP18
VSSLTP18
VDDLTP18_R
VDDLTP18_L

VDDLTP18_1
VDDLTP18_2
VDDLTP18_3
VDDLTP18_4

VDDLTP18_5
VDDLTP18_6
VDDLTP18_7
VDDLTP18_8

VDDLTP18_9
VDDLTP18_10
VDDLTP18_11
VDDLTP18_12

VDDLTP18_13
VDDLTP18_14
VDDLTP18_15
VDDLTP18_16

VDDLTP18_17
VDDLTP18_18
VDDLTP18_19
VDDLTP18_20

VDDLTP18_21
VDDLTP18_22
VDDLTP18_23
VDDLTP18_24

VDDLTP18_25
VDDLTP18_26
VDDLTP18_27
VDDLTP18_28

VDDLTP18_29
VDDLTP18_30
VDDLTP18_31
VDDLTP18_32

VDDLTP18_33
VDDLTP18_34
VDDLTP18_35
VDDLTP18_36

VDDLTP18_37
VDDLTP18_38
VDDLTP18_39
VDDLTP18_40

VDDLTP18_41
VDDLTP18_42
VDDLTP18_43
VDDLTP18_44

VDDLTP18_45
VDDLTP18_46
VDDLTP18_47
VDDLTP18_48

VDDLTP18_49
VDDLTP18_50
VDDLTP18_51
VDDLTP18_52

VGA_TXAOUT0+ 54
VGA_TXAOUT0- 54
VGA_TXAOUT1+ 54
VGA_TXAOUT1- 54
VGA_TXAOUT2+ 54
VGA_TXAOUT2- 54
VGA_TXAOUT3+ 54
VGA_TXAOUT3- 54

VGA_TXAOUT4+ 54
VGA_TXAOUT4- 54
VGA_TXAOUT5+ 54
VGA_TXAOUT5- 54
VGA_TXAOUT6+ 54
VGA_TXAOUT6- 54
VGA_TXAOUT7+ 54
VGA_TXAOUT7- 54

VGA_TXAOUT8+ 54
VGA_TXAOUT8- 54
VGA_TXAOUT9+ 54
VGA_TXAOUT9- 54
VGA_TXAOUT10+ 54
VGA_TXAOUT10- 54
VGA_TXAOUT11+ 54
VGA_TXAOUT11- 54

VGA_TXAOUT12+ 54
VGA_TXAOUT12- 54
VGA_TXAOUT13+ 54
VGA_TXAOUT13- 54
VGA_TXAOUT14+ 54
VGA_TXAOUT14- 54
VGA_TXAOUT15+ 54
VGA_TXAOUT15- 54

VGA_TXAOUT16+ 54
VGA_TXAOUT16- 54
VGA_TXAOUT17+ 54
VGA_TXAOUT17- 54
VGA_TXAOUT18+ 54
VGA_TXAOUT18- 54
VGA_TXAOUT19+ 54
VGA_TXAOUT19- 54

VGA_TXAOUT20+ 54
VGA_TXAOUT20- 54
VGA_TXAOUT21+ 54
VGA_TXAOUT21- 54
VGA_TXAOUT22+ 54
VGA_TXAOUT22- 54
VGA_TXAOUT23+ 54
VGA_TXAOUT23- 54

VGA_TXAOUT24+ 54
VGA_TXAOUT24- 54
VGA_TXAOUT25+ 54
VGA_TXAOUT25- 54
VGA_TXAOUT26+ 54
VGA_TXAOUT26- 54
VGA_TXAOUT27+ 54
VGA_TXAOUT27- 54

VGA_TXAOUT28+ 54
VGA_TXAOUT28- 54
VGA_TXAOUT29+ 54
VGA_TXAOUT29- 54
VGA_TXAOUT30+ 54
VGA_TXAOUT30- 54
VGA_TXAOUT31+ 54
VGA_TXAOUT31- 54

VGA_TXAOUT32+ 54
VGA_TXAOUT32- 54
VGA_TXAOUT33+ 54
VGA_TXAOUT33- 54
VGA_TXAOUT34+ 54
VGA_TXAOUT34- 54
VGA_TXAOUT35+ 54
VGA_TXAOUT35- 54

VGA_TXAOUT36+ 54
VGA_TXAOUT36- 54
VGA_TXAOUT37+ 54
VGA_TXAOUT37- 54
VGA_TXAOUT38+ 54
VGA_TXAOUT38- 54
VGA_TXAOUT39+ 54
VGA_TXAOUT39- 54

VGA_TXAOUT40+ 54
VGA_TXAOUT40- 54
VGA_TXAOUT41+ 54
VGA_TXAOUT41- 54
VGA_TXAOUT42+ 54
VGA_TXAOUT42- 54
VGA_TXAOUT43+ 54
VGA_TXAOUT43- 54

VGA_TXAOUT44+ 54
VGA_TXAOUT44- 54
VGA_TXAOUT45+ 54
VGA_TXAOUT45- 54
VGA_TXAOUT46+ 54
VGA_TXAOUT46- 54
VGA_TXAOUT47+ 54
VGA_TXAOUT47- 54

VGA_TXAOUT48+ 54
VGA_TXAOUT48- 54
VGA_TXAOUT49+ 54
VGA_TXAOUT49- 54
VGA_TXAOUT50+ 54
VGA_TXAOUT50- 54
VGA_TXAOUT51+ 54
VGA_TXAOUT51- 54

VGA_TXAOUT52+ 54
VGA_TXAOUT52- 54
VGA_TXAOUT53+ 54
VGA_TXAOUT53- 54
VGA_TXAOUT54+ 54
VGA_TXAOUT54- 54
VGA_TXAOUT55+ 54
VGA_TXAOUT55- 54

VGA_TXAOUT56+ 54
VGA_TXAOUT56- 54
VGA_TXAOUT57+ 54
VGA_TXAOUT57- 54
VGA_TXAOUT58+ 54
VGA_TXAOUT58- 54
VGA_TXAOUT59+ 54
VGA_TXAOUT59- 54

VGA_TXAOUT60+ 54
VGA_TXAOUT60- 54
VGA_TXAOUT61+ 54
VGA_TXAOUT61- 54
VGA_TXAOUT62+ 54
VGA_TXAOUT62- 54
VGA_TXAOUT63+ 54
VGA_TXAOUT63- 54

<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **AMD-RS880M_LVDS&CRT_(2/4)**

Size Custom Document Number **Chelsea DJ2 AMD UMA** Rev **A00**

Date: Friday, May 14, 2010 Sheet 13 of 90

SSID = N.B




<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title AMD-RS880M_SidePort_(3/4)		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
Date: Friday, May 14, 2010	Sheet 14	of 90

SSID = N.B



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title AMD-RS880M_PWR&GD (4/4)		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
Date: Friday, May 14, 2010	Sheet 15	of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 16 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3


Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Rev
A00


Sheet 17 of 90

Reserved



<Core Design>


SB700 A12 : 71.SB800.M02




```
1nd 82.30020.851
2nd 82.30020.791
```



EC2002
P50V2JN-4GP
DY




x01



Size A3	Document Number Chelsea DJ2 AMD UMA
------------	---

A00

SSID = S.B



USB	
Pair	Device
0	USB2
1	USB3
2	USB0 (I/O Board)
3	USB1 (I/O Board, 17")
4	WLAN
5	RESERVED
6	RESERVED
7	RESERVED
8	RESERVED
9	RESERVED
10	CARD READER
11	CAMERA
12	BLUETOOTH
13	RESERVED

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	SB820M_USB&GPIO_(2/5)
-------	----------------------------------

Size Custom	Document Number Chelsea DJ2 AMD UMA	Rev A
Date: Friday, May 14, 2010	Sheet 21 of 30	

Date: Friday, May 14, 2010	Sheet	21	of	30
		1		

SSID = S.B




SPI ROM in KBC side

**GPIO[150:128] are open drain GPIO pins
where as GPO160 is an open drain GPO pin.
These pins are not programmed to GPIO mode by default.**

If use as GPIO, need to pull up to 1.8V_RUN

suggest not use HW monitor



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	SB820M_SATA-IDE_(3/5)
-------	------------------------------

Size	Document Number	Rev
Custom	Chassis B-13 AMP LIMA	100


Date: Friday, May 14, 2010 Sheet 22 of 90

SSID = S.B




SSID = S.B


REQUIRED STRAPS



-A00



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCLK_FWH (PCI_CLK4)	PCLK_KBC (LPCCLK0)	LPCCLK1	SB_GPO200 , SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	DEFAULT CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	L, H = LPC ROM L, L = FWH ROM

Not Applicable to SB820M
but provision for pull-down is required.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size

Document Number

Rev

Chelsea DJ2 AMD UMA**A00**

Date: Friday, May 14, 2010

Sheet 25 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC_GFXCORE)

Size

Document Number

Rev

Chelsea DJ2 AMD UMA

A00

Date: Friday, May 14, 2010

Sheet 26 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size

Document Number

Rev

Chelsea DJ2 AMD UMA

A00

Date: Friday, May 14, 2010

Sheet 27 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Rev
A00

Sheet 28 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA


Date: Friday, May 14, 2010

Rev
A00

Sheet 29 of 90

Reserved

SSID = AUDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3



Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 31 of 90

SSID = SDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 33 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title




Size
A3

Document Number
Chelsea DJ2 AMD UMA



Rev
A00

Date: Friday, May 14, 2010


Sheet 34 of 90




Pin6 is the AVDDL LDO output, 1uF+0.1uF (C3547 and C3518) close to Pin6;
C3522, C3521 close to Pin31, Pin34 respectively.
Pin9 is the AVDDH LDO output, 1uF+0.1uF (C3548 and C3519) close to Pin9;
C3520 close to Pin22.
Pin37 is the DVDDL LDO output, 1uF+0.1uF (C3549 and C3523) close to Pin37;
C3524 close to Pin24.



If overclocking, de-pop R3514 and C3551



If use LDO mode, pop R3516 and C3550



GIGA LAN use 71.08151.003

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Rev
A00

Sheet 36 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010


Sheet 38 of 90

SSID = Thermal

1.For CPU Sensor


Place near to CPU side

Layout notice :
Both H_THERMDA and THERMDC routing
10 mil trace width and 10 mil spacing




2.System Sensor

Layout notice :
Both DN2 and DP2 routing
10 mil trace width and 10 mil spacing.



3.HW T8 sensor


Layout notice :
Both DN3 and DP3 routing 10 mil
trace width and 10 mil spacing.



GND = Channel 1
OPEN = Channel 3
+3.3V = Disabled

GND = Fan is OFF
OPEN = Fan is at 60% full-scale
+3.3V = Fan is at 75% full-scale

32K suspend clock output



-A00

EMC2102

GND = Internal Oscillator Selected
+3.3V = External 32.768kHz Clock Selected

-A00

TRIP_SET Pin Voltage
 $V_DEGREE = ((Degree - 75) / 21)$

T8 shutdown is set 88 deg-C.

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Thermal/Fan Controllor EMC2102			
Size	Document Number	Rev	A00
Custom	Chelsea DJ2 AMD UMA		
Date:	Friday, May 14, 2010	Sheet	39 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3


Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Rev
A00

Sheet 40 of 90

SSID = Reset.Suspend



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Power On Logic**


Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
------------	---	-------------------

Date: Friday, May 14, 2010	Sheet 41 of 90
----------------------------	----------------

SSID = Reset.Suspend




Run Power




Peak current: 6257.3mA (HD:1100 ODD:2500)
Design current: 4380.11 mA
11.6A
Rds=14m ohm

Peak current: 5966mA
Design current: 4177 mA
11.6A
Rds=14m ohm



Peak current: 1230mA
Design current: 861 mA
11.6A
Rds=14m ohm




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Plane Enable			
Size	Document Number		Rev
Custom	Chelsea DJ2 AMD UMA		A00
Date:	Friday, May 14, 2010	Sheet 42 of	90

SSID = PWR.Support

DCIN CONN



<Variant Name>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

DCIN

Size
A3

Document Number




Chelsea DJ2 AMD UMA

Rev
A00


Date: Friday, May 14, 2010

Sheet 43 of 90

Batt Connector



Id=-12A
Qg=-25nC
Rdson=10~38mohm



<Core Design>



Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
Date: Friday, May 14, 2010	Sheet 45 of 90	

Design Current = 7.57A
11.89A < OCP < 14.053A

Design Current = 7.3A
11.45A < OCP < 16A

Close to VFB Pin (pin5)

se to VFB Pin (pin2)

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3uH PCMC063T-3R3MN Cyntec 28mohm/30mohm Isat =13.5Arms 68.3R310.20A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2uH PCMC063T-2R2MN Cyntec 18mohm/20mohm Isat =14Arms 68.2R210.20B
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
H/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

RTR205B(74.08205.B73):

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

RTR205B(74.08205.B73):

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

TPS51125	74.51125.073
RT8205BQW	74.08205.B73


Operating Mode	SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
	OOA Auto Skip	Auto Skip	PWM only	

Operating Mode	ENO	820k to GND	GND
enable both LDOs, VCLK on and ready to turn on switcher channels	Open	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

<Core Design>

SSID = CPU.Regulator

ISL6265HRTZ-T for +VCC_CORE&+VDDNB



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037
L/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mOhm@4.5Vgs/ 84.00412.037


+VDDNB
Design Current: 2.8A
Peak current: 4A
4.4A<OCP<5.6A

+VCC_CORE
Design Current: 36A
39.6A<OCP<54A

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36uH PCMC104T-R36MN1R05J CYNTEC DCR 1.05(+5%~-5%)mohm
Isat =60Arms 68.R3610.20C
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: SIS406DN/ POWERPAK-8/ 11.5mOhm/14.5mOhm @4.5Vgs/ 84.00406.037
L/S: SIS402DN/ POWERPAK-8/ 6.4mOhm/8mohm@4.5Vgs/ 84.00402.037

```
SSID = PWR.Plane.Regulator_+1.1V_RUN
```

RT9025 for +1.1V_ALW




<Core Design>



SSID = PWR.Plane.Regulator_VDDC


PWM TYPE	PR5001	PR5002
*RT8209E	10 ohm	4.7 ohm
TPS51117	300 ohm	0 ohm

*DEFAULT




```
SSID = PWR.Plane.Regulator_1p8v
```

APL5930 for +1.8V_RUN



<Core Design>

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.8V RUN

Size
A3

Document Number	
-----------------	--

Chelsea DJ2 AMD UMA

Rev	40
-----	----


Date: Friday, May 14, 2010

Sheet 52 of 90

90

SSID = PWR.Plane.Regulator_2p5v






RT9013-25PB for +2.5V_RUN



SSID = VIDEO


LVDS CONNECTOR

0225



SSID = Inverter


INVERTER POWER



0224

SSID = VIDEO

LCD POWER











<Core Design>

SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010







Rev
A00

Sheet 56 of 90



Reserved

SSID = VIDEO

HDMI CONNECTOR




HDMI CONN




<Core Design>

SSID = Thermal


Fan Connector



SATA HDD Connector





ODD Connector



SSID = AUDIO

Speaker Connector

LINE1 OUT




Internal Microphone

MIC1 is in DIP

MIC1 MICROPHONE-40-GP-U1

23.42143.001



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio Jack

Size A3 Document Number

Chelsea DJ2 AMD UMA


Rev

A00





Date: Friday, May 14, 2010 Sheet 60 of 90

2009-10-1 Change MDI1+ (XF601.16) to MDI1+ (XF601.15)
 Change MDI1- (XF601.15) to MDI1- (XF601.16)
 Change MDI0+ (XF601.10) to MDI0+ (XF601.9)
 Change MDI0- (XF601.9) to MDI0- (XF601.10)
 Change RJ45-3 (XF601.1) to RJ45-3 (XF601.2)
 Change RJ45-6 (XF601.2) to RJ45-6 (XF601.1)
 Change RJ45-1 (XF601.7) to RJ45-1 (XF601.8)
 Change RJ45-2 (XF601.8) to RJ45-2 (XF601.7)

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.




RJ45 Connector




<Core Design>

SSID = Flash.ROM

SPI FLASH ROM (16M bits) for KBC











SSID = RBATT



<Core Design>


SSID = USB

USB Power




SSID = Wireless

Mini Card Connector(802.11a/b/g)



20.F1516.052
62.10043.771



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA


Rev
A00

Date: Friday, May 14, 2010


Sheet 65 of 90

SSID = User.Interface



Battery LED



BREATHE PWR LED (Front)



HDD LED



Main DJ1 AMD UMA



Title			LED/PWRBTN	
Size	Document Number	Rev		
A3	Chelsea DJ2 AMD UMA	A00		
Date:	Friday, May 14, 2010	Sheet	66	of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
------------	---	-------------------


Date: Friday, May 14, 2010	Sheet 67 of 90
----------------------------	----------------

SSID = KBC

Internal KeyBoard Connector





0304



SSID = Touch.Pad

0302



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number

Key Board/Touch Pad



Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Sheet 68 of 90

Rev
A00

SSID = User. Interface



-A00



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Hall Sensor

Size
A3

Document Number


Chelsea DJ2 AMD UMA

Rev

A00

Date: Friday, May 14, 2010

Sheet 69 of 90



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Chelsea DJ2 AMD UMA



Rev
A00

Date: Friday, May 14, 2010


Sheet 70 of 90

SSID = SDIO


SD/XD/MS Card Reader




For reverse card connector 0330



-A00



-A00



<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
CARD Reader Connector
Size A3 Document Number
Chelsea DJ2 AMD UMA Rev
A00
Date: Friday, May 14, 2010 Sheet 71 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA


Date: Friday, May 14, 2010

Rev
A00

RESERVED

Sheet 72 of 90

Bluetooth Module conn.



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Bluetooth

Size	A3
------	----

Document Number

Chelsea DJ2 AMD UMA

Rev

400

Date: Friday, May 14, 2010

Sheet	73	of	90
-------	----	----	----

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Rev
A00

Sheet 74 of 90

Reserved

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 75 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size	Document Number	Rev
A3	<i>Chelsea DJ2 AMD UMA</i>	A00

Date: Friday, May 14, 2010	Sheet 76 of 90
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
------------	---	-------------------

Date: Friday, May 14, 2010	Sheet 77 of 90
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3



Document Number
Chelsea DJ2 AMD UMA

Rev
A00




Date: Friday, May 14, 2010

Sheet 78 of 90

EMI Request




0307



0311

-A00



Main DJ1 AMD UMA



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
UNUSED PARTS/EMI Capacitors		
Size A3	Document Number Chelsea DJ2 AMD UMA	Rev A00
Date: Friday, May 14, 2010	Sheet 79	of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA PCIE(1/4)

Size

A3

Document Number

Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Sheet 80 of 90

Rev

A00

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA LVDS/TV/CRT(2/4)

Size

A3

Document Number

Chelsea DJ2 AMD UMA

Rev

A00

Date: Friday, May 14, 2010

Sheet 81 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA POWER/GND(3/4)

Size

A3

Document Number

Chelsea DJ2 AMD UMA

Rev

A00

Date: Friday, May 14, 2010

Sheet 82 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A3

Chelsea DJ2 AMD UMA

A00

Date: Friday, May 14, 2010

Sheet 83 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM (1/2)

Size

A3

Document Number

Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Sheet 84 of 90

Rev

A00

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU-VRAM (2/2)

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 85 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51117 +VCC GFXCORE

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Date: Friday, May 14, 2010

Rev
A00

Sheet 86 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.1V RUN

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 87 of 90

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Chelsea DJ2 AMD UMA

Rev
A00

Date: Friday, May 14, 2010

Sheet 88 of 90

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
		1	37	pop R3729 , depop R3733	MB version	EE
		2	37	DY R3712	compare DJ1 and DJ2 (for battery)	EE
		3	71	add R7101~R7104; C7106~C7107; Q7101~Q7102	For reversal cardreader connector	EE
						EE
		5	70	depop GF1	non-pop debug port	EE
		6	42	C4203 from 100pF to 4.7nF	For sequence	EE
		7	61	reserve U6103, U5104, U6105	For LAN Surge	EE
		8	47	PR4720 change to 95.3Kohm(64.95325.6DL) . PR4721 change to 22Kohm(64.22025.6DL) .	For CPU_CORE OCP	EE
		9	20	RN2006 from 0R to 10R	For CLK_LAN slew rate fail	EE
		10	55	C5508~C5510 from 8.2pF to 10pF L5501~L5503 change to 33 ohm bead	For EMI request	EMI
		11	79	add SPR3 and SPR4	For EMI request	EMI
		12	63 21	add C6307~C6312 ; C2106~C2107 4.7pF	Fine tune USB signal	EE
	A00	1	22	add R2131 pull high +3.3V_ALW	no internal pull-high	EE
		2	37	add R3717 pull down	to select DJ2 KBC code	EE
		3	38	Paste R3730, Dumm R3734	MB version	EE
		4	49	PR4905 PWR change from +3.3V_ALW to +3.3V_RUN	PWR saving	EE
		5	39	Dummy D3901 paste R3915	For Fan	EE
		6	30	AMP_MUTE# reconnect	For Audio anti-pop	EE
		7	69	HALL1 change to 20.F1751.010	connector change	ME
		8	54	paste PC4504	PWR team request	PWR
		9	24	Dummy ER2401		EE
		10		Short PAD R1329,R2304,R3023,R3024,R3025,R3026,R3027 R3031,R6001,R6002,R6005,R6006		EE
		11		Short PAD R2303,R3732,R3751,R3757,R3906,R6203,R6205		EE

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Change History

Chelse DJ2 AMD UMA

Title

Size Custom

Date: Friday, May 14, 2010

Document Number

Sheet 89 of 90

Rev A00

