

Arsenal Discrete Schematics Document

AMD Danube CPU S1G4

VGA ATI PARKS3-LP

RS880M + SB820M

2010-05-07

REV : X01

DY : Nopop Component

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page	
Size	Document Number	Rev		
Custom	Arsenal DJ1 Discrete	X01		
Date:	Friday, May 07, 2010	Sheet	1	of 89

Project code :
PCB P/N :
Revision : 09915-1

Arsenal DJ1 Discrete Block Diagram




Power Block Diagram

Power Shape

Regulator

LDO

Switch




<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Power Block Diagram		
Size	Document Number	Rev			
Custom	Arsenal DJ1 Discrete			X01	
Date:	Friday, May 07, 2010	Sheet	3	of	89


SB820M SMBus Block Diagram




KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram



Name	Strap Name	Schematic Note															
LPCCCLK0	ECEnableStrap	Embedded Controller (EC) * 0 V - Disabled 3.3 V - Enabled															
EC_PWM3 EC_PWM2	{ROMTYPE_1, ROMTYPE_0 }	<table border="1"> <thead> <tr> <th>ROMTYPE_1</th><th>ROMTYPE_0</th><th>ROM TYPE</th></tr> </thead> <tbody> <tr> <td>3.3V</td><td>0V</td><td>SPI ROM</td></tr> <tr> <td>3.3V</td><td>3.3V</td><td>Reserved</td></tr> <tr> <td>0V</td><td>0V</td><td>Firmware Hub</td></tr> <tr> <td>* 0V</td><td>3.3V</td><td>LPC ROM (supports both LPC and PMC ROM types)</td></tr> </tbody> </table>	ROMTYPE_1	ROMTYPE_0	ROM TYPE	3.3V	0V	SPI ROM	3.3V	3.3V	Reserved	0V	0V	Firmware Hub	* 0V	3.3V	LPC ROM (supports both LPC and PMC ROM types)
ROMTYPE_1	ROMTYPE_0	ROM TYPE															
3.3V	0V	SPI ROM															
3.3V	3.3V	Reserved															
0V	0V	Firmware Hub															
* 0V	3.3V	LPC ROM (supports both LPC and PMC ROM types)															
LPCCCLK1	CLKGEN	Defines clock generator * 0V - External clock mode: Use 100-MHz PCIeR clock as reference clock and generate internal clocks only. 3.3V- Integrated clock mode: Use 25-MHz crystal clock and generate both internal and external clocks															
PCICLK1	BIF_GEN2_COMPLIANCE_Strap	Set PCIe to Gen II mode 0V- Force PCIe interface at Gen I mode * 3.3V- PCIe interfaces is at Gen II mode Not Applicable to SB820M but provision for pull-down is required.															
PCICLK2	BootFailTmrEn	Watchdog function * 0V- Disable the boot fail timer function 3.3V- Enable the boot fail timer function															
PCICLK3	DefaultStrapMode	Default Debug Straps * 0V- Disable Debug Straps. 3.3V- Select external Debug Straps															
PCICLK4	CPUClkSel	CPU/NB HT Clock Selection 0V- Reserved. * 3.3V- Required setting for integrated clock mode. This strap is not used if the strap CLKGEN is configured for external clock generator mode.															
AZ_SDOUT	CoreSpeedMode	Slow down core clock for low power platform. * 0V- Performance mode 3.3V- Low Power mode															

USB	
Pair	Device
0	USB2
1	USB3
2	USB0 (I/O Board)
3	USB1 (I/O Board, 17")
4	WLAN
5	Reserve
6	Reserve
7	Reserve
8	Reserve
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	Reserve
13	Reserve




	PCI-E Port	Device	Remark
Device 21	PCI-E Port #0	Onboard LAN	ATHEROS AR8132
	PCI-E Port #1	Mini Card	WLAN

Name	Strap Function	Schematic Note
DAC_VSYNC	STRAP_DEBUG_BUS_GPIO_ENABLE#	Enables debug bus access through memory I/O pads and GPIOs. 0: Enable ★ 1: Disable
DAC_HSYNC	SIDE_PORT_EN#	Indicates if memory side-port is available or not ★ 0: Available 1: Not available
SUS_STAT#	LOAD_EEPROM_STRAPS#	Selects loading of strap values from EEPROM. 0: I2C master can load strap values from EEPROM if connected, or use default values if EEPROM is not connected. Please refer to RS880M's reference schematics for system level implementation details. ★ 1: Use default values

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1			
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]	
V	128MB	x000	ST Microelectronics	M25P05A	0100
	256MB	x001		M25P10A	0101
	64MB	x010		M25P20	0101
	32MB	x		M25P40	0101
	512MB	x		M25P80	0101
	1GB	x	Chingis (formerly FMC)	Pm25LV512A	0100
	2GB	x		Pm25LV010A	0101
4GB	x				

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO_VGA_00	Transmitter Power Savings Enable V 0= 50k Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO_VGA_01	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO_VGA_02	V 0 = Advertises the PCI-E device as 2.5Gt/s 1 = Advertises the PCI-E device as 5Gt/s
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type V if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] V 00:No audio function 01:Audio for DisplayPort and HDMI (if adapter is detected) 10:Audio for DisplayPort only 11:Audio for both DisplayPort and HDMI
VGA_DIS (Internal PD)	GPIO_VGA_09	V 0: VGA Controller capacity enabled 1: The device will not be recognized as the system's VGA controller

1'nd 68.00084.A31 (MURATA)
2'nd




WLAN (100MHz)

LAN (100MHz)

VGA (27MHz)

- TP701 1 TP_CLK_SRC6
- TP702 1 TP_CLK_SRC6#
- TP703 1 TP_CLKREQ0#
- TP704 1 TP_CLKREQ3#
- TP705 1 TP_CLKREQ4#
- TP706 1 TP_CLK_SRC4
- TP707 1 TP_CLK_SRC4#
- TP708 1 TP_CLKREQ2#
- TP709 1 TP_CLK_SRC2
- TP710 1 TP_CLK_SRC2#

0923



0507

XTAL
1'nd 82.30005.901
2'nd 82.30005.A51

0423

CLKREQ# MAP

CLKREQ0#	No use
CLKREQ1#	CLKSRC1 MINI1
CLKREQ2#	No use
CLKREQ3#	No use
CLKREQ4#	No use

VGA (100MHz)

1002

CPU_CLK (200MHz)

CardReader (48MHz)
SB820M_USB (48MHz)


NB OSCIN (14MHz)
SB OSCIN (14MHz)

NB ALINK
(100MHz)
SB PCIE
(100MHz)
VGA Park
(27MHz)

SEL_HTT66	1	66 MHz 3.3V single ended HTT clock
FS0	0*	100 MHz differential HTT clock
SEL_SATA	1*	100 MHz non-spreading differential SRC clock
FS1	0	100 MHz spreading differential SRC clock
SEL_27MHz	1*	27MHz non-spreading singled clock on pin 5 and 27MHz spread clock on pin 6
FS2	0	100MHz differential spreading SRC clock

<Core Design>

SSID = CPU




SKT-BGA638H176

1'nd 62.10055.111



2'nd 62.10055.171

<Core Design>

SSID = CPU



0.9V(1.25A) for VDDR
0.9V---DDR1066
1.05V---DDR1333 (1.75A)



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipai Hsien 221, Taiwan, R.O.C.

Title **CPU_DDR (2/4)**
Size Custom Document Number **Arsenal DJ1 Discrete** Rev **X00**
Date: Friday, May 07, 2010 Sheet 9 of 89

SSID = CPU

LYAOUT:ROUTE VDDA TRACE APPROX.
50mils WIDE(USE 2X25 mil TRACES TO
EXIT BALL FIELD) AND 500 mils LONG.

2.5V(250mA) for VDDA

CPU_CLK (200MHz)

For HDT DBG

Close CPU

Close To CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU

Close CPU


Close CPU

Close CPU

Close CPU

LAYOUT: Route FBCLKOUT_H/L
differentially impedance 80

HDT Connectors



<Core Design>


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU_Control&Debug_(3/4)**

Size: Custom Document Number: **Arsenal DJ1 Discrete** Rev: **X01**

Date: Friday, May 07, 2010 Sheet: 10 of 89

SSID = CPU



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU_Power_(4/4)**

Size A3	Document Number Arsenal DJ1 Discrete	Rev X01
---------	---	----------------


Date: Friday, May 07, 2010 Sheet 11 of 89

RS880M : 71.RS880.M05



Place < 100mils from pin C23 and A24

Place < 100mils from pin B25 and B24



PCIE_NTX_GRP_P[0..15]	»	PCIE_NTX_GRP_P[0..15]	80
PCIE_NTX_GRP_N[0..15]		PCIE_NTX_GRP_N[0..15]	80
PCIE_NRX_GRP_P[0..15]	»	PCIE_NRX_GRP_P[0..15]	80
PCIE_NRX_GRP_N[0..15]		PCIE_NRX_GRP_N[0..15]	80

LANE REVERSE

LANE REVERSE

A-LINK

A-LINK

<Core Design>

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title	RS880M HT LINK&PCle(1/4)
-------	-------------------------------------

Size	Document Number	Rev
------	-----------------	-----

Customer: **Arsenal DJ1 Discrete** X01
Date: Friday, May 07, 2010 Sheet 12 of 89

SSID = N.B

RS880M : 71.RS880.M05



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RS880M_SidePort_(3/4)

Size A3	Document Number
------------	-----------------

Arsenal DJ1 Discrete


Rev
X01

Date: Friday, May 07, 2010

Sheet 14 of 89

SSID = N.B

RS880M : 71.RS880.M05



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Arsenal DJ1 Discrete

Rev

X01

Date: Friday, May 07, 2010

Sheet 16 of 89

(Blanking)

<Core Design>




Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 17 of 89
----------------------------	----------------



SB820M: 71.SB820.M02




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SB820M_PCIE&PCI_(1/5)**

Size A3	Document Number Arsenal DJ1 Discrete	Rev X01
Date: Friday, May 07, 2010	Sheet 20 of	89

SB820M: 71.SB820.M02



USB	
Pair	Device
0	USB2
1	USB3
2	USB0 (I/O Board)
3	USB1 (I/O Board, 17")
4	WLAN
5	RESERVED
6	RESERVED
7	RESERVED
8	RESERVED
9	BLUETOOTH
10	CARD READER
11	CAMERA
12	RESERVED
13	RESERVED

<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SB820M_USB&GPIO_(2/5)**


Size	Document Number	Rev
Custom	Arsenal DJ1 Discrete	X0

Date: Friday, May 07, 2010 Sheet 21 of 89

SB820M: 71.SB820.M02



If use as GPIO, need to pull up to 1.8V RUN




SB820M: 71.SB820.M02




SSID = S.B

REQUIRED STRAPS



DEBUG STRAPS



REQUIRED SYSTEM STRAPS

USE this pin to determine INT/EXT CLK

	AZ_SDOUT#	PCI_CLK1	PCI_CLK2	PCI_CLK3	PCLK_FWH (PCI_CLK4)	PCLK_KBC (LPCCLK0)	LPCCLK1	SB_GPO200, SB_GPO199 ROM TYPE:
PULL HIGH	LOW POWER MODE	Allow PCIE GEN2 DEFAULT	WatchDOG (NB_PWRGD) ENABLED	USE DEBUG STRAPS	non_Fusion CLOCK mode DEFAULT	ENABLE EC	DEFAULT CLKGEN ENABLED (Use Internal)	H, H = Reserved H, L = SPI ROM
PULL LOW	PERFORMANCE MODE DEFAULT	Force PCIE GEN1	WatchDog (NB_PWRGD) DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)	L, H = LPC ROM L, L = FWH ROM

Not Applicable to SB820M
but provision for pull-down is required.

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: SB820 has 15K internal PU FOR PCI_AD[27:23]

<Core Design>

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **SB820M_STRAPPING_(5/5)**

Size A3 Document Number **Arsenal DJ1 Discrete** Rev **X01**

Date: Friday, May 07, 2010 Sheet 24 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size	Document Number	Rev
	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 25 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC_GFXCORE)

Size

Document Number

Rev

Arsenal DJ1 Discrete

X01

Date: Friday, May 07, 2010

Sheet 26 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VSS)

Size	Document Number	Rev
	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 27 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Arsenal DJ1 Discrete

Date: Friday, May 07, 2010

Rev
X01

Sheet 28 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Arsenal DJ1 Discrete







Rev
X01

Date: Friday, May 07, 2010

Sheet 29 of 89

1

SSID = AUDIO



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 31 of 89
----------------------------	----------------

SSID = SDIO



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Card Reader-RTS5138			
Size	Document Number		Rev
Custom	Arsenal DJ1 Discrete		X01
Date:	Friday, May 07, 2010	Sheet 32 of	89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 33 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01
Date:	Friday, May 07, 2010	Sheet 34 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Arsenal DJ1 Discrete

Date: Friday, May 07, 2010

Reserved

Rev
X01

Sheet 35 of 89

E

(Blanking)

<Core Design>





Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.











Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01
Date:	Friday, May 07, 2010	Sheet 36 of 89



MB VERSION			
ID	VER2	VER1	VER0
X00	0	0	0
X01	0	0	1
X02	0	1	0
A00	0	1	1



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title

Reserved

Size A3	Document Number Arsenal DJ1 Discrete	Rev X01
------------	--	-------------------

Date: Friday, May 07, 2010	Sheet 38 of 89
----------------------------	----------------

SSID = Thermal



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Arsenal DJ1 Discrete


Date: Friday, May 07, 2010

Rev
X01

Sheet 40 of 89

Reserved

SSID = Reset.Suspend




<Core Design>




Title Power On Logic		
Size A3	Document Number Arsenal DJ1 Discrete	Rev X01
Date: Friday, May 07, 2010	Sheet 41 of 89	


SSID = Reset.Suspend




Run Power





0506 +1.1V_ALW transfer to +1.1V_RUN



For Discrete



For Discrete



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 43 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Arsenal DJ1 Discrete

Date: Friday, May 07, 2010

Rev
X01

Sheet 44 of 89

(Blanking)

<Core Design>







Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved



Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 45 of 89
----------------------------	----------------



Design Current = 7.57A
11.89A < OCP < 14.053A

Design Current = 7.3A
11.45A < OCP < 16A



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 3.3UH PCMC063T-3R3MN Cynotec 28mohm/30mohm Isat ~13.5Arms 68.3R310.20A
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
R/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37

TPS51125	RT8208B
RT8208B	RT8208B
RT8208B	RT8208B

TONSEL	CH1	CH2
GND	200kHz	265kHz
VREF	245kHz	305kHz
VREG3	300kHz	375kHz
VREG5	365kHz	460kHz

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3	365kHz	460kHz
VREG5	365kHz	460kHz

TPS51125	74.51125.073
RT8208BQW	74.08208.A73

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

EN0	Open	820kΩ to GND	GND
Operating Mode	enable both LDOs, VCLK on and ready to turn on switcher channels	enable both LDOs, VCLK off and ready to turn on switcher channels	disable all circuit

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 2.2UH PCMC063T-2R2MN Cynotec 18mohm/20mohm Isat ~14Arms 68.2R210.20B
O/P cap: 220U 6.3V PSLV0J227M(25) 25mohm 2.236Arms NEC_TOKIN/77.C2271.00L
O/P cap: 100U 6.3V TEP5LB20J107M(45) 8R 45mohm 1.374Arms NEC_TOKIN/77.C1071.081
R/S: FDS8884 23mohm/30mohm@4.5Vgs/ 84.08884.037
L/S: FDS6690AS 12mohm/15mohm@4.5Vgs/ 84.06690.E37



<Core Design>

SSID = CPU.Regulator

ISL6265HRTZ-T for +VCC_CORE&+VDDNB

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 4.7uH PCMC063T-4R7MN 35mohm Isat =10Arms CYNTEC/68.4R710.20D
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mohm@4.5Vgs/ 84.00412.037
L/S: VISHAY SIS412DN-T1-GE3/ 24mohm/30mohm@4.5Vgs/ 84.00412.037

Please check with power team



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 0.36uH PCMC104T-R36MNR05J CYNTEC DCR 1.05(+5%~-5%)mohm
Isat =60Arms 68.R3610.20C
O/P cap: 330U 2V EEFSX0D331ER 9mOhm 3.0Arms Panasonic/79.33719.L01
H/S: VISHAY SIR462DP/ POWERPAK-8.2/810mOhm/ 4.5Vgs/ 84.00462.037
L/S: VISHAY SI7658ADP/ POWERPAK-2.3/ 2.8mOhm/ 4.5Vgs/ 84.07658.037


<Core Design>

SSID = PWR.Plane.Regulator_+1.1V_ALW

0222-3
Remove

RT8209EGQW for +1.1V_RUN

PWM TYPE	PRa	PRb
*RT8209B	10 ohm	4.7 ohm
TPS51117	300 ohm	0 ohm
*DEFAULT		




$$V_{out} = 0.75V * (R1 + R2) / R2$$

I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UH PCMC104T-1R5MN 33Arms CYNTEC/ 68.1R510.10J
O/P cap: 330U 2.5V EEFCK0E331QR 15mOhm 2.7Arms PANASONIC/ 79.3371V.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SiR164DP/ POWERPAK-8/ 2.6mOhm/3.2mohm@4.5Vgs/ 84.00164.037

<Core Design>

SSID = PWR.Plane.Regulator_1p5v0p75v



I/P cap: 10U 25V K1206 X5R/ 78.10622.52L
Inductor: 1.5UHPCMC104T-1R5MN DCR:3.8/4.2mohm Isat =33Arms Cyntec/ 68.1R510.10J
O/P cap: 220U 2V EEFX0D221R 15mOhm 2.7Arms PANASONIC/ 79.22719.20L
H/S: SI7686DP/ POWERPAK-8/11mOhm/14mOhm@4.5Vgs/ 84.07686.037
L/S: SIR164DP/ POWERPAK-8/ 2.6mOhm/3.2mohm@4.5Vgs/ 84.00164.037

<Core Design>



Title			TPS51116 +1.5V SUS
Size	Document Number	Rev	X01
Custom	Arsenal DJ1 Discrete		
Date: Friday, May 07, 2010	Sheet 49	of	89

SSID = PWR.Plane.Regulator_VDDC

<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
TPS51117 +VDDC		
Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01
Date: Friday, May 07, 2010	Sheet 50 of 89	


SSID = PWR.Plane.Regulator_1p8v

APL5930 for +1.8V_RUN



SSID = PWR.Plane.Regulator_1p8v


APL5930 for +1.8V_DELAY



SSID = PWR.Plane.Regulator_0P9v


SSID = PWR.Plane.Regulator_2p5v

RT9013-25PB for +2.5V_RUN





SSID = VIDEO

LVDS CONNECTOR




Camera Power



SSID = Inverter


INVERTER POWER



0423

SSID = VIDEO

LCD POWER



<Core Design>









DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LCD/Inverter Connector	
Size	Document Number	Rev		
A3	Arsenal DJ1 Discrete	X01		
Date:	Friday, May 07, 2010	Sheet	54	of 89

SSID = VIDEO

Layout Note:

- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



<Core Design>

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 56 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDMI (Reserved)

Size
A3

Document Number
Arsenal DJ1 Discrete


Date: Friday, May 07, 2010

Rev
X01

Sheet 57 of 89

SSID = Thermal

Fan Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30

ITP/Fan Connector

Size
A3

Document Number

Arsenal DJ1 Discrete

Rev


X01

Date: Friday, May 07, 2010

Sheet	58	of	89
-------	----	----	----


SSID = SATA

SATA HDD Connector



x02 22.10300.961

ODD Connector



```
x02 22.10300.811
      22.10300.471
```

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

HDD/ODDSize
A3

Document Number

Arsenal DJ1 Discrete


Rev
X01

Date: Friday, May 07, 2010


Sheet 59 of 89

SSID = AUDIO


Speaker Connector




LINE1 OUT



Internal Microphone



MIC IN



<Core Design>

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Audio Jack
Size A3 Document Number **Arsenal DJ1 Discrete** Rev **X01**
Date: Friday, May 07, 2010 Sheet 60 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Arsenal DJ1 Discrete


Date: Friday, May 07, 2010

Rev
X01


Sheet 61 of 89

SSID = Flash.ROM

SPI FLASH ROM (16M bits) for KBC



SSID = RBATT



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Flash/RTC

Size
A3

Document Number

Arsenal DJ1 Discrete


Rev
X01

Date: Friday, May 07, 2010








Sheet 62 of 89

SSID = USB


IO Board USB Power



Right USB Power



22.10254.451



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB

Size	Document Number
------	-----------------

Arsenal DJ1 Discrete

Rev	
X01	

Date: Friday, May 07, 2010

Sheet 63 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

MINICARD

Size
A3

Document Number
Arsenal DJ1 Discrete

Rev
X01

Date: Friday, May 07, 2010Sheet 64 of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number
Arsenal DJ1 Discrete


Rev
X01

Date: Friday, May 07, 2010

Sheet 65 of 89

SSID = User.Interface

Battery LED




Power button LED


0907



BREATHE PWR LED (Front)



HDD LED



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			LED	
Size	Document Number	Rev		
A3	Arsenal DJ1 Discrete	X01		
Date:	Friday, May 07, 2010	Sheet	66	of 89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 67 of 89
----------------------------	----------------


SSID = KBC

Internal KeyBoard Connector



SSID = Touch.Pad

TouchPad Connector



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

A3

Document Number



Arsenal DJ1 Discrete

Rev

X01

Date: Friday, May 07, 2010


Sheet 68 of 89



<Core Design>



Title			Hall Sensor	
Size	Document Number	Rev		
A3		X01		
Date: Friday, May 07, 2010			Sheet 69 of 89	



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Arsenal DJ1 Discrete

Rev


X01

Date: Friday, May 07, 2010


Sheet 70 of 89

SSID = SDIO

SD/XD/MS Card Reader





0430



20.I0081.011

X01

20.I0109.001



<Core Design>



Title			CARD Reader CONN	
Size			Arsenal DJ1 Discrete	
Date: Friday, May 07, 2010			Sheet 71 of 89	
Rev			X01	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RESERVED

Size
A3

Document Number
Arsenal DJ1 Discrete

Rev
X01




Date: Friday, May 07, 2010

Sheet 72 of 89

1


```
SSID = User.Interface
```

Bluetooth Module conn.



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 74 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Arsenal DJ1 Discrete


Rev
X01

Date: Friday, May 07, 2010

Sheet 75 of 89

SSID = PWR.Support

0423



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO Board Connector

Size	A3
------	----

Document Number

Arsenal DJ1 Discrete

Rev

X01

Date: Friday, May 07, 2010

Sheet	76
-------	----

89

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 77 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 78 of 89
----------------------------	----------------

SSID = Mechanical




<Core Design>


**Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title UNUSED PARTS/EMI Capacitors		Rev X01
Size A3	Document Number Arsenal DJ1 Discrete	
Date: Friday, May 07, 2010	Sheet 79 of 89	


SSID = VIDEO



<Core Design>



SSID = VIDEO




SIGNALS	Normal mode	Debug mode
JTAG_TESTEN	0	1
JTAG_TRSTB	1	enable
JTAG_TCK	0	enable
JTAG_TMS	1	enable
JTAG_TDI	1	enable

SSID = VIDEO

```
( 0.5 * VDDR1 ) ( for SSTL-1.8/SSTL-2/DDR2 )
( 0.7 * VDDR1 ) ( for GDDR3/GDDR4 )
```

DIVIDER RESISTORS	DDR2/3	GDDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R



ATI RESERVED CONFIGURATION STRAPS

ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESE


H2SYNC , V2SYNC

PULLUP PADS ARE NOT REQUIRED FOR THESE STRAPS BUT IF THESE GPIOS ARE USED,
THEY MUST NOT CONFLICT DURING RESET

If BIOS_ROM_EN (GPIO22) = 0		If BIOS_ROM_EN (GPIO22) = 1		
Size of the primary memory apertures	GPIO[13,12,11]	Manufacturer	Part Number	GPIO[13,12,11]
V	128MB	x000	M25P05A	0100
	256MB	x001	M25P10A	0101
	64MB	x010	M25P20	0101
	32MB	x	M25P40	0101
	512MB	x	M25P80	0101
	1GB	x		
	2GB	x		
4GB	x	Chingis (formerly PMC)	Pm25LV512A Pm25LV010A	0100 0101

STRAPS	PIN	DESCRIPTION
TX_PWRS_ENB (Internal PD)	GPIO_VGA_00	Transmitter Power Savings Enable V 0= 50% Tx output swing 1= Full Tx output swing
TX_DEEMPH_EN (Internal PD)	GPIO_VGA_01	Transmitter De-emphasis Enable V 0= Tx de-emphasis disabled 1= Tx de-emphasis enabled
BIF_GEN2_EN_A	GPIO_VGA_02	V0 = Advertises the PCI-E device as 2.5Gt/s 1 = Advertises the PCI-E device as 5Gt/s
ROMIDCFG[3:0] (Internal PD)	GPIO[13,12,11]	if BIOS_ROM_EN=1, then Config[3:0] defines the ROM type V if BIOS_ROM_EN=0, then Config[3:0] defines the primary memory aperture size
BIOS_ROM_EN (Internal PD)	GPIO_22_ROMCSB	Enable external BIOS ROM device V 0= Disable external BIOS ROM device 1= Enable external BIOS ROM device
AUD[1] AUD[0] (Internal PD)	VGA_HSYNC VGA_VSYNC	AUD[1:0] 00 :No audio function 01 :Audio for DisplayPort and HDMI (if adapter is detected) 10 :Audio for DisplayPort only 11 :Audio for both DisplayPort and HDMI
VGA_DIS (Internal PD)	GPIO_VGA_09	V0 : VGA Controller capacity enabled 1 : The device will not be recognized as the system's VGA controller

STRAPS	PIN	DESCRIPTION
MEM_TYPE	DVPPDATA(19,21,2,0) (Internal PD)	MEMORY TYPE, MAKE AND SIZE INFO 0000 - gDDR3 64Mx16 Hynix 0001 - gDDR3 64Mx16 Samsung 0010 - gDDR3 128Mx16 Hynix 0011 - gDDR3 128Mx16 Samsung



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

VGA MEMORY/STRAPS(4/4)

Size
●

Document Number

Arsenal DJ1 Discrete

X01


Date: Friday, May 07, 2010

Sheet 8





of

SSID = VIDEO

Place blow decoupling caps close VDD pin.



Place blow decoupling caps close VDD pin.



<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih

Title	Author	Year	Journal	Volume	Page
...	...	...	...	...	...

GPU-VRAM (1/2)

Size

Docum

Custom

Arsenal D.I1 Discrete

X01

Date: Friday, May 07, 2010


Shee

4





89

SSID = VIDEO

Place blow decoupling caps close VDD pin.



Place blow decoupling caps close VDD pin.



<Core Design>

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM (2/2)			Rev X01
Size Custom	Document Number Arsenal DJ1 Discrete		
Date: Friday, May 07, 2010	Sheet 85	of 89	

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APL5930 +1.1V RUN

Size	Document Number	Rev
A3	Arsenal DJ1 Discrete	X01

Date: Friday, May 07, 2010	Sheet 87 of 89
----------------------------	----------------

(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
Custom

Document Number
Arsenal DJ1 Discrete

Rev
X01

Date: Friday, May 07, 2010

Sheet 88 of 89

DATE	VERSION	ITEM	PAGE	Modify List	Issue Description	OWNER
11/06	X01	1	51	PU5101 +1.5V_SUS and +5V_ALW change	power plane change	EE
		2	81	Change R8133 form 10K Ω to 0 Ω	GPU 27MHz to JTAG_CLK	EE
		3	7 81	Change R713 from 33 Ω to 47 Ω . Change R8129 from 124 Ω to 80.6 Ω	Adjust GPU 27Mhz Vpp to 1.8V	EE
		4	86	pull resistor R8606 to +3.3V_RUN	avioid leakage cuurent	EE
		5	42	R4206 short	RC delay for +5V_RUN	EE
		6	42	R4207 change to 20K C4203 change to 0.1uf	RC delay for +3.3V_RUN	EE
		7	52	PR5201 change to 10K PC5207 change to 220nf	RC delay for +1.8V_RUN	EE
		8	53	PR5301 change to 1K PC5302 change to 1uf	RC delay for +2.5V_RUN	EE
		9	37	Pop R3703, R3704, D3702, D3703, Q3705, Q3703, R3705, C3717 Depop R3709, R3705, R3701	add 10mW schematic	EE
		10	51	Change PR5105 pull up from +3.3V_ALW to +3.3V_RUN	avioid leakage cuurent	EE
		11	22	Del MEM_1V5 pull up resister (RN2202)	avioid leakage cuurent	EE
		12	10	R1028 pull to +1.5V_RUN	avioid leakage current	EE
		13	7	C718, C719 change to 15pF	As crystal vendor suggest	EE
		14	49	Dummy PR4905	modify RUNPWROK PU plane	EE
		15	62	R6202 change to 33R	For SPI_DI undershoot over spec	EE
		16	62	R6206 change from 510R to 1KR	For Safty request	EE
		17	76	IOBD1 pin define modify	For ME IO BD modify	EE
		18	37	Pop R3729 and depop R3733	For PCB version change	EE
04/29						

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size	Document Number	Rev
Custom	Arsenal DJ1 Discrete	X01
Date:	Friday, May 07, 2010	Sheet 89 of 89