

Enrico/Caruso 15" UMA Schematics Document

Sandy Bridge

Intel PCH

2011-06-02

REV : A00



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Cover Page

Size
A3

Document Number

Enrico/Caruso 15 HR

Rev


X01

Date: Thursday, June 02, 2011

Sheet 1 of 104

DV15 Huron River UMA Block Diagram

Project code : 91.4IP01.001
PCB P/N : 48.4IP16.0SB
Revision : 10316-1



SYSTEM DC/DC	
TPS51461	48
INPUTS	OUTPUTS
DCBATOUT	0D85V_S0

CPU DC/DC	
ISL95831HRTZ	42~44
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE

GFX DC/DC	
ISL95831HRTZ	44
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE

SYSTEM DC/DC	
TPS51218	45
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
TPS51123RGER	41
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5 15V_S5

SYSTEM DC/DC	
TPS51216RUKR	46
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

MAXIM CHARGER	
BQ24707	40
INPUTS	OUTPUTS
+DC_IN_S5 +PBATT	DCBATOUT

SYSTEM DC/DC	
TPS51311RGTR	47
INPUTS	OUTPUTS
3D3V_S5	1D8V_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3 5V_S5 3D3V_S5	1D5V_S0 5V_S0 3D3V_S0

PCB LAYER	
L1: Top	L4: Signal
L2: GND	L5: VCC
L3: Signal	L6: Bottom

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Block Diagram		
Title	Document Number	Rev
	Enrico/Caruso 15 HR	X01
Date: Thursday, June 02, 2011	Sheet 2	of 104

PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

PCIE Routing

LANE1	X
LANE2	Onboard LAN
LANE3	x
LANE4	Mini Card1 (WLAN)
LANE5	X
LANE6	X
LANE7	X
LANE8	X

SATA Table

SATA	
Pair	Device
0	HDD1
1	X
2	X
3	X
4	ODD1
5	X

USB Table

Pair	Device
0	X
1	USB Ext. port 1
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 2
9	USB Ext. port 3
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connectd to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC GFXCORE	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	9V-12.6V 9V-19V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_IAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		HURON RIVER ORB		
Device	Ref Des	Address	Hex	Bus
EC SMBus 1 Battery CHARGER				BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH				SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) MINI				PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

OV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3

Document Number


Enrico/Caruso 15 HR

Rev X01

Date: Thursday, June 02, 2011

Sheet 3 of 104


SSID = CPU



[illegible]

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU (THERMAL/CLOCK/PM)			
Size A3	Document Number	Enrico/Caruso 15 HR	
Date:	Thursday, June 02, 2011	Sheet	5 of 104
		X01	

SSID = CPU




DV15 HR Vos GIGA HDMI NoSurge





Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDR)		
Size A3	Document Number Enrico/Caruso 15 HR	Rev X01
Date: Thursday, June 02, 2011	Sheet 6	of 104


SSID = CPU



20 mils



SKT-BGA989C468393H184-NF
62.10040.821
2nd = 62.10040.771



PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition 0: Lane Reversed

Display Port Presence Strap	
CFG4	1: Disabled; No Physical Display Port attached to Embedded Display Port
	0: Enabled; An external Display Port device is connected to the Embedded Display Port

PCIE Port Bifurcation Straps	
CFG[6:5]	11: x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled; function 2 disabled 01: Reserved (Device 1 function 1 disabled; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (RESERVED)			
Size A3	Document Number		Rev
	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet 7 of	104


SSID = CPU




62.10040.821
2nd = 62.10040.771



SSID = CPU



62.10040.821
2nd = 62.10040.771



62.10040.821
2nd = 62.10040.771

	5	4	3	2	1
D					
C					
B					
A					

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

XDP


Size
A3

Document Number
Enrico/Caruso 15 HR

Date: Thursday, June 02, 2011


Rev
X01

Sheet 11 of 104



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>Enrico/Caruso 15 HR</i>		Rev <i>X01</i>
Date: Thursday, June 02, 2011	Sheet	12	of 104









DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			<i>Reserved</i>		
Size	Document Number				Rev
A3	<i>Enrico/Caruso 15 HR</i>				<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet	13	of 104

SSID = MEMORY




Note:
If SA0_DIM0 = 0, SA1_DIM0 = 0
SO-DIMMA SPD Address is 0xA0
SO-DIMMA TS Address is 0x30

If SA0_DIM0 = 0, SA1_DIM0 = 1
SO-DIMMA SPD Address is 0xA2
SO-DIMMA TS Address is 0x32



Thermal EVENT





Layout Note:
Place these Caps near
SO-DIMMA.


SSID = MEMORY

<< M_A_A[15:0] 6

6 M_A_BS2 >>>
6 M_A_BS0 >>>
6 M_A_BS1 >>>
6 M_A_DQ[63:0] >>>



Place these caps close to VTT1 and VTT2.



<< M_A_DQS#[7:0] 6
<< M_A_DQS#[7:0] 6

6 M_A_DIM0_ODT0 >>>
6 M_A_DIM0_ODT1 >>>

M_VREF_CA_DIMM0
M_VREF_DQ_DIMM0

14.37 DDR3_DRAMRST# >>>


0D75V_S0

DDR3-204P-106-GR

62.10017.X31 GP

M_A A0	98	A0
M_A A1	97	A1
M_A A2	96	A2
M_A A3	95	A3
M_A A4	92	A4
M_A A5	91	A5
M_A A6	90	A6
M_A A7	86	A7
M_A A8	89	A8
M_A A9	85	A9
M_A A10	107	A10/AP
M_A A11	84	A11
M_A A12	83	A12
M_A A13	119	A13
M_A A14	80	A14
M_A A15	78	A15
	79	A16/BA2
	109	BA0
	108	BA1
M_A DQ0	5	DQ0
M_A DQ1	7	DQ1
M_A DQ2	15	DQ2
M_A DQ3	17	DQ3
M_A DQ4	1	DQ4
M_A DQ5	4	DQ5
M_A DQ6	16	DQ6
M_A DQ7	18	DQ7
M_A DQ8	21	DQ8
M_A DQ9	23	DQ9
M_A DQ10	33	DQ10
M_A DQ11	35	DQ11
M_A DQ12	22	DQ12
M_A DQ13	24	DQ13
M_A DQ14	34	DQ14
M_A DQ15	36	DQ15
M_A DQ16	39	DQ16
M_A DQ17	41	DQ17
M_A DQ18	53	DQ18
M_A DQ19	51	DQ19
M_A DQ20	40	DQ20
M_A DQ21	42	DQ21
M_A DQ22	50	DQ22
M_A DQ23	52	DQ23
M_A DQ24	57	DQ24
M_A DQ25	59	DQ25
M_A DQ26	67	DQ26
M_A DQ27	69	DQ27
M_A DQ28	56	DQ28
M_A DQ29	58	DQ29
M_A DQ30	68	DQ30
M_A DQ31	70	DQ31
M_A DQ32	129	DQ32
M_A DQ33	131	DQ33
M_A DQ34	141	DQ34
M_A DQ35	143	DQ35
M_A DQ36	130	DQ36
M_A DQ37	132	DQ37
M_A DQ38	140	DQ38
M_A DQ39	142	DQ39
M_A DQ40	147	DQ40
M_A DQ41	149	DQ41
M_A DQ42	157	DQ42
M_A DQ43	159	DQ43
M_A DQ44	146	DQ44
M_A DQ45	148	DQ45
M_A DQ46	158	DQ46
M_A DQ47	160	DQ47
M_A DQ48	163	DQ48
M_A DQ49	165	DQ49
M_A DQ50	175	DQ50
M_A DQ51	177	DQ51
M_A DQ52	164	DQ52
M_A DQ53	166	DQ53
M_A DQ54	174	DQ54
M_A DQ55	176	DQ55
M_A DQ56	182	DQ56
M_A DQ57	183	DQ57
M_A DQ58	191	DQ58
M_A DQ59	193	DQ59
M_A DQ60	180	DQ60
M_A DQ61	182	DQ61
M_A DQ62	192	DQ62
M_A DQ63	194	DQ63
M_A DQS#0	10	DQS#0
M_A DQS#1	27	DQS#1
M_A DQS#2	45	DQS#2
M_A DQS#3	62	DQS#3
M_A DQS#4	135	DQS#4
M_A DQS#5	152	DQS#5
M_A DQS#6	169	DQS#6
M_A DQS#7	186	DQS#7
		DQS#7
M_A DQS0	12	DQS0
M_A DQS1	29	DQS1
M_A DQS2	47	DQS2
M_A DQS3	64	DQS3
M_A DQS4	137	DQS4
M_A DQS5	154	DQS5
M_A DQS6	171	DQS6
M_A DQS7	188	DQS7
		DQS7
	116	ODT0
	120	ODT1
	126	VREF_CA
	1	VREF_DQ
	30	RESET#
	203	VTT1
	204	VTT2

DM1	NP1	NP2
RAS#	C110	M_A_RAS# 6
WE#	C113	M_A_WE# 6
CAS#	C115	M_A_CAS# 6
CS0#	C114	M_A_DIM0_CS#0 6
CS1#	C121	M_A_DIM0_CS#1 6
CKE0	C73	M_A_DIM0_CKE0 6
CKE1	C74	M_A_DIM0_CKE1 6
CK0	C101	M_A_DIM0_CLK_DDR0 6
CK0#	C103	M_A_DIM0_CLK_DDR#0 6
CK1	C102	M_A_DIM0_CLK_DDR1 6
CK1#	C104	M_A_DIM0_CLK_DDR#1 6
DM0	11	
DM1	28	
DM2	46	
DM3	63	
DM4	136	
DM5	153	
DM6	170	
DM7	187	
SDA	200	PCH_SMBDATA 14,20,65
SCL	202	PCH_SMBCLK 14,20,65
EVENT#	198	TS#_DIMM0_1 14
VDDSPD	199	
SA0	197	SA0_DIM0
SA1	201	SA1_DIM0
NC#1	77	
NC#2	122	
NC#TEST	125	
VDD1	75	
VDD2	76	
VDD3	81	
VDD4	82	
VDD5	87	
VDD6	88	
VDD7	93	
VDD8	94	
VDD9	99	
VDD10	100	
VDD11	105	
VDD12	106	
VDD13	111	
VDD14	112	
VDD15	117	
VDD16	118	
VDD17	123	
VDD18	124	
VSS	2	
VSS	3	
VSS	8	
VSS	9	
VSS	13	
VSS	14	
VSS	19	
VSS	20	
VSS	25	
VSS	26	
VSS	31	
VSS	32	
VSS	37	
VSS	38	
VSS	43	
VSS	44	
VSS	48	
VSS	49	
VSS	54	
VSS	55	
VSS	60	
VSS	61	
VSS	65	
VSS	66	
VSS	71	
VSS	72	
VSS	127	
VSS	128	
VSS	133	
VSS	134	
VSS	136	
VSS	139	
VSS	144	
VSS	145	
VSS	150	
VSS	151	
VSS	155	
VSS	156	
VSS	161	
VSS	162	
VSS	167	
VSS	168	
VSS	172	
VSS	173	
VSS	178	
VSS	179	
VSS	184	
VSS	185	
VSS	189	
VSS	190	
VSS	195	
VSS	196	
VSS	205	
VSS	206	



Layout Note:
Place these Caps near
SO-DIMMB.


Note:
SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA

DV15 HR Vos GIGA HDMI NoSurge


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DDR3-SODIMM1		
Size Custom	Document Number Enrico/Caruso 15 HR	Rev X01
Date: Thursday, June 02, 2011	Sheet 15 of 104	



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 16 of 104







DV15 HR Vos GIGA HDMI NoSurge







Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			PCH (LVDS/CRT/DDI)	
Size	Document Number	Enrico/Caruso 15 HR		Rev
A3				X01
Date:	Thursday, June 02, 2011	Sheet	17	of 104

SSID = PCH



BOOT BIOS Strap		
GNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



USB Table

Pair	Device
0	X
1	USB Ext. port 1 (HS)
2	X
3	X
4	X
5	CARD READER
6	X
7	X
8	USB Ext. port 2
9	USB Ext. port 3
10	X
11	Mini Card1 (WLAN)
12	CAMERA
13	X







Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

PCH (PCI/USB/NVRAM)
 Enrico/Caruso 15 HR
 Date: Thursday, June 02, 2011


Title: **PCH (PCI/USB/NVRAM)**
 Size A3: Document Number
 Sheet 18 of 104

SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




SSID = PCH



- Prioritize 27/14/24/48/25-MHz FLEX on FLEX1 and FLEX3
- Do not configure 27/14/24/48/25-MHz FLEX clock on FLEX0 and FLEX2 if more than 2 PCI clocks + PCI loopback are routed.

SSID = PCH




DV15 HR Vos GIGA HDMI NoSurge








Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PCH (SPI/RTC/LPC/SATA/IHDA)			
Size A3	Document Number	Rev	
	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet 21 of	104

SSID = PCH




GPIO27 has a weak[20K] internal pull up.
To enable on-die PLL Voltage regurator,
should not place external pull down.



PLL ON DIE VR ENABLE

NOTE: This signal has a weak internal pull-up 20K
 ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
 DISABLED -- LOW (R2212 STUFFED)



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

PCH (GPIO/CPU)

Size
A3

Document Number



Enrico/Caruso 15 HR

X01

Date: Thursday, June 02, 2011



Sheet 22 of 104

SSID = PCH



VCCVRM(Internal PLL and VRMs):
A.1.5V for Mobile
B.1.8 V for Desktop

SSID = PCH



DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size: A3 Document Number: **Enrico/Caruso 15 HR** Rev: **X01**

Date: Thursday, June 02, 2011 Sheet 25 of 104

(Blanking)

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Enrico/Caruso 15 HR

Rev


X01

Date: Thursday, June 02, 2011




Sheet 26 of 104

SSID = Thermal

Thermal sensor P2800



Fan controller G991




DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Thermal P2800/Fan Controller P2793			
Size	Document Number	Rev	
A3	Enrico/Caruso 15 HR	X01	
Date:	Thursday, June 02, 2011	Sheet	28 of 104

SSID = AUDIO



DV15 HR Vos GIGA HDMI NoSurge

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wg Rd., Heichih,
Taippei Hsien 221, Taiwan, R.O.C.

Audio Codec 92HD87B1

Size: Custom
Document Number: Enrico/Caruso 15 HR
Date: Thursday, June 02, 2011
Sheet: 29 of 104

(Blanking)

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title

Reserved

Size	Document Number	Rev
A3	Enrico/Caruso 15 HR	X01

Date:	Thursday, June 02, 2011	Sheet	30	of	104
-------	-------------------------	-------	----	----	-----

LAN CHIP




DV15 HR Vos GIGA HDMI NoSurge

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LOM			
Size A3	Document Number	Rev	
	Enrico/Caruso 15 HR	X01	
Date: Thursday, June 02, 2011	Sheet	31	of 104

SSID = SDIO



DV15 HR Vos GIGA HDMI NoSurge




Title			Rev
Card Reader-RTS5138			X01
Size	Document Number	Enrico/Caruso 15 HR	
A3			
Date:	Thursday, June 02, 2011	Sheet	32 of 104

	A	B	C	D	E
4					
3					
2					
1					

DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Enrico/Caruso 15 HR		X01
Date: Thursday, June 02, 2011		Sheet	33 of 104
		E	




DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A3	<i>Enrico/Caruso 15 HR</i>				<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet	34	of 104



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title				<i>Reserved</i>			
Size	Document Number					Rev	
A3	<i>Enrico/Caruso 15 HR</i>					<i>X01</i>	
Date:	Thursday, June 02, 2011		Sheet	35	of	104	

The schematic diagram illustrates the power sequence logic. It features two main components: a 74VHC04 hex inverters (U1) and a 74VHC00 NAND gate (U2). The input signals are PS_S3CNTRL (pin 1 of U1) and S0_PWR_GOOD (pin 1 of U2). The output of U1 (pin 6) is connected to pin 1 of U2. The output of U2 (pin 2) is connected to the SYS_PWROK signal (pin 19). The circuit also includes a pull-up resistor R3614 (1kΩ) and a decoupling capacitor C3612 (0.1μF) connected to the VCC supply.



```

graph LR
    PS_S3CNTRL[PS_S3CNTRL] --> U1A[U1A: 74VHC04]
    S0_PWR_GOOD[S0_PWR_GOOD] --> U2A[U2A: 74VHC00]
    U1A --> U2A
    U2A --> SYS_PWROK[SYS_PWROK]
    VCC[VCC] --- R3614[R3614: 1k]
    VCC --- C3612[C3612: 0.1uF]

```

Power Sequence

ROSA Run Power



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Power Plane Enable

Size
A3

Document Number

Enrico/Caruso 15 HR


Rev

Date: Thursday, June 02, 2011


Sheet 36 of 104

104


**Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation**



5 S3 Power Reduction




**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**




SM_DRAMPWROK must have a maximum of 15ns rise or fall time over VDDQ * 0.55± 200mV and the edge must be monotonic

**Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK**



**Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK**




DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ADAPTER		
Size A3	Document Number Enrico/Caruso 15 HR	Rev X01
Date: Thursday, June 02, 2011	Sheet 37	of 104

SSID = PWR.Support

DCin CONN




DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			DCIN	
Size	Document Number	Rev		
A3		Enrico/Caruso 15 HR		X01
Date: Thursday, June 02, 2011		Sheet 38 of 104		



For actual location, need to be swap all pin




DV15 HR Vos GIGA HDMI NoSurge

SSID = Charger

EE need pull high and net name

0802 Rename H_PROCHOT#



Adapter type	PR4023
65W	24K
90W	33.2K
130W	59K

EC code only B024707

H_PROCHOT#	AD_IA_HW	AD_IA_HW2
65W	0	0
90W	1	0
130W	0	1

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size	
------	--

Custom **Enr**

© 2004 The Authors
 Journal compilation © 2004 Blackwell Publishing Ltd

CHARGER BQ24707

Enrico/Caruso 15 HR


Date: Thursday, June 02, 2011

Sheet 40 of 104

Y01

104

SSID = PWR.Plane.Regulator_5v3p3v




I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 2.20UH PCMC104T-2R2 Cynotec 7mohm Isat =14Arms 68.2R210.20B
O/P cap: 330U6.3V M6.3*5.7 15mOhm 3.16Arms Matsuki/77.53371.04L
H/S: TPC8061-H NC 8P / 21mohm/29mOhm@4.5Vgs/ 84.08061.A37
L/S: TPC8065-H NC 8P / 12.1mohm/17.4mOhm@4.5Vgs/ 84.08065.A37


I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 2.20UH PCMC104T-2R2 Cynotec 7mohm Isat =27Arms 68.2R210.20C
O/P cap: 330U6.3V M6.3*5.7 15mOhm 3.16Arms Matsuki/77.53371.04L
H/S: TPC8061-H / 21mohm/30mOhm@4.5Vgs/ 84.08061.037
L/S: TPC8065-H / 12mohm/15mOhm@4.5Vgs/ 84.08065.037

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG5 or VREG5	400kHz	500kHz

SKIPSEL	VREG5 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

```
SSID = CPU.Regulator
```






VCC_GFXCORE
I_{omax}=33A
OCP>50A

I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
Inductor: 0.36UH ETQP4LR36WFC Panasonic 1.1mohm/ 68.R3610.20A
O/P cap: 330U 2V EEFSX0D331XE 6mOhm 3.4Arms Panasonic/79.33719.20L
H/S: RJK03B7DPA NC WPAK 8P/7.7mOhm/10.7mOhm@4.5Vgs/84.003B7.037
L/S: RJK03D4DPA/ POWERPAK-8/ 4.6mOhm/5.6mohm@4.5Vgs/ 84.00034.A37

EMI/ESD



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ISL95831 CPU CORE(3/3)

Size
A3

Document Number


Enrico/Caruso 15 HR

Rev


X01

Date: Thursday, June 02, 2011

Sheet 44 of 104



TPS51218 for 1D05V



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 2.20UH PCMC104T-2R2 Cyntec 7mohm Isat =27Arms 68.2R210.20C
 O/P cap: 390U 2.5V M 6.3*5.7/ 10mOhm 3.87Arms Matsuki/79.3971V.30L
 H/S: RJK03B9DPA/ POWERPAK-8/10.9mOhm/15.1mOhm@4.5Vgs/ 84.003B9.B37
 L/S: RJK03D4DPA/ POWERPAK-8/ 4.6mOhm/5.6mohm@4.5Vgs/ 84.00034.A37


DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.



Title			TPS51218 +1.05V VTT	
Size	Document Number	Rev		
A3	Enrico/Caruso 15 HR	X01		
Date:	Thursday, June 02, 2011	Sheet	45	of 104

SSID = PWR.Plane.Regulator 1p5v0p75v



State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE	Frequency	Discharge Mode
PR4608	400kHz	Tracking Discharge
200k ohm	300kHz	
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	



I/P cap: 10U 25V K0805 X5R/ 78.10622.51L
 Inductor: 1.0UH PCMB104T-1R0M Cyntec 3mohm Isat =28Arms 68.1R01C.10Q
 O/P cap: 390U 2.5V M 6.3*5.7/ 10mOhm 3.87Arms Matsuki/79.3971V.30L
 H/S: RJK03B9DPA/ POWERPAK-8/10.9mOhm/15.1mOhm@4.5Vgs/ 84.003B9.B37
 L/S: RJK03D4DPA/ POWERPAK-8/ 4.6mOhm/5.6mohm@4.5Vgs/ 84.00034.A37

DV15 HR Vos GIGA HDMI NoSurge

Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

File

TPS51116 +1.5V SUS

Size A3 Document Number

Enrico/Caruso 15 HR


Date: Thursday, June 02, 2011 Sheet 46 of 104

Rev **X01**

```
SSID = PWR.Plane.Regulator_1D8V_S0
```

APW7153B for 1D8V_S0

+1.8V_RUN
Design current = 0.87A



I/P cap: 10U 6.3V M0603 X5R/ 78.10610.5BL
O/P cap: 22U 25V M0805 X5R/ 78.22610.51L
Inductor: 1.5U PCMC063T Cynotec 14mohm/15mohm Isat =18Arms 68.1R510.10K

DV15 HR Vos GIGA HDMI NoSurge

DELL

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

TPS51311 for 1D8V_S0Size
A3

Document Number


Enrico/Caruso 15 HR

Rev
X01

Date: Thursday, June 02, 2011

Sheet	47	of	104
-------	----	----	-----


TPS51461 for VCCSA




VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

X01-20110307





LVDS CONNECTOR



INVERTER POWER



Camera Power





DV15 HR Vos GIGA HDMI NoSurge

			Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title LCD Connector				
Size A3	Document Number Enrico/Caruso 15 HR			Rev X01
Date: Thursday, June 02, 2011 Sheet 49 of 104				



SSID = VIDEO

Layout Note:



- *Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN.
- * RGB signal will hit 75 Ohm first, then pi-filter, finally CRT CONN.



AFTP5002	1	5V_CRT_S0
AFTP5003	1	CRT_DDCDATA_CON
AFTP5004	1	CRT_DDCCLK_CON
AFTP5005	1	CRT_R
AFTP5006	1	CRT_G
AFTP5007	1	CRT_B
AFTP5008	1	CRT_HSYNC_CON
AFTP5009	1	CRT_VSYNC_CON






Hsync & Vsync



DV15 HR Vos GIGA HDMI NoSurge


DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CRT Connector			
Size Custom	Document Number	Rev X01	
Date: Thursday, June 02, 2011		Sheet 50	of 104

SSID = VIDEO





17 PCH_HDMI_CLK >>>

17 PCH_HDMI_DATA <<<



HDMI CONN



Do Not Stuff

DY

84.03904.L06



2nd = 84.03904.P11

3rd = 84.03904.T11

HDMI_HPDI_B

150KR2J-L1-GP

R5111




A00-20110530

DV15 HR Vos GIGA HDMI NoSurge



Title			
HDMI Level Shifter/Connector			
Size	Document Number		Rev
A3	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011	Sheet 51 of	104




DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A3	<i>Enrico/Caruso 15 HR</i>				<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet	52	of 104



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>LVDS Switch</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 53 of 104



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 54 of 104


SSID = User.Interface

DV15 HR Vos GIGA HDMI NoSurge



			Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title					
<i>ITP/Fan Connector</i>					
Size	Document Number				Rev
A3	<i>Enrico/Caruso 15 HR</i>				<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet	55	of 104

SSID = SATA

SATA HDD Connector





ODD Connector



When the drive is powered on, the FET to the MD/DA pin drive is OFF.
When the drive is powered off, the FET to the MD/DA pin is ON

SUPPORT ZERO SATA ODD



DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/ODD			
Size	Document Number	Rev	
A3	Enrico/Caruso 15 HR	X01	
Date:	Thursday, June 02, 2011	Sheet	56 of 104

SSID = ESATA

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

ESATA

Size	A3
------	----

	Document Number
--	------------------------



Enrico/Caruso 15 HRRev
X01

Date: Thursday, June 02, 2011



Sheet	57	of	104
-------	----	----	-----

SSID = AUDIO

Speaker Connector





LINE1 OUT




AUD_HP1_JD#
Normal Open

MIC IN



EXT_MIC_JD#
Normal Open

Internal Microphone



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPEAKER CONN

Size
A3

Document Number

Enrico/Caruso 15 HR


Rev

X01

Date: Thursday, June 02, 2011

Sheet 58 of 104

- ## 10/100M Lan Transformer



DELL


Reserved

Enrico/Caruso 15 HR


Sheet 59 of 104

SSID = Flash.ROM

SPI FLASH ROM (4M byte) for PCH



SSID = RBATT



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	Page
Title	Author	Date	

Flash/RTCSize
A3

	Document Number
--	-----------------

Enrico/Caruso 15 HR



Rev	
X01	

Date: Thursday, June 02, 2011



Sheet	60	of	104
-------	----	----	-----

SSID = USB



Left USB Power x1



Right USB Power x2



Pitch=0.5mm



DV15 HR Vos GIGA HDMI NoSurge

DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File


USB Power SW

Size Document Number

Enrico/Caruso 15 HR

Date: Thursday, June 02, 2011 Sheet 61 of 104

Rev X01



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number Enrico/Caruso 15 HR		Rev X01
Date:	Thursday, June 02, 2011	Sheet 62 of	104

SSID = User.Interface

DV15 HR Vos GIGA HDMI NoSurge






Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Bluetooth		
Size	Document Number				Rev
A3	Enrico/Caruso 15 HR				X01
Date:	Thursday, June 02, 2011		Sheet	63	of 104

SSID = Wireless

Mini Card Connector(802.11b/g/n)





DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 66 of 104

(Blanking)

DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

Document Number
Enrico/Caruso 15 HR

Rev
X01


Date: Thursday, June 02, 2011

Sheet 67 of 104


Reserved

SSID = User.Interface


Power BTN Connector




Power LED




Battery LED



WLAN_LED



HDD LED



LED Location from left to right
(MB, Top View)



LED3 PWR LED2 HDD LED1 Battery LED4 Wifi

DV15 HR Vos GIGA HDMI NoSurge


DELL Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File: LED Bard/Power Button
Size: A3 Document Number: Enrico/Caruso 15 HR Rev: X01
Date: Thursday, June 02, 2011 Sheet: 68 of 104

Internal KeyBoard Connector



TouchPad Connector



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Key Board/Touch Pad

Size

Document Number

Rev

Enrico/Caruso 15 HR

X01


Date: Thursday, June 02, 2011

Sheet 69 of 104

5	4	3	2	1
D				
C				
B				
A				


DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Hall Sensor</i>			
Size	Document Number		Rev
A3	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011		Sheet 70 of 104



DV15 HR Vos GIGA HDMI NoSurge

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Dubug connector			
Size A3	Document Number		Rev X01
Date: Thursday, June 02, 2011		Sheet 71 of	104




DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Reserved</i>		
Size	Document Number				Rev
A3	<i>Enrico/Caruso 15 HR</i>				<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet	72	of 104



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number



Enrico/Caruso 15 HR

Rev
X01


Date: Thursday, June 02, 2011

Sheet 73 of 104

SD/MMC/MS Card Reader



X01-20110315




SSID = ExpressCard

DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			<i>Express Card</i>	
Size	Document Number		Rev	
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>	
Date:	Thursday, June 02, 2011	Sheet	75	of 104




DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>Enrico/Caruso 15 HR</i>		Rev <i>X01</i>
Date: Thursday, June 02, 2011	Sheet	76 of	104



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 77 of 104



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 78 of 104


SSID = User.Interface

DV15 HR Vos GIGA HDMI NoSurge




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Free Fall Sensor	
Size	Document Number			Rev
A3		Enrico/Caruso 15 HR		X01
Date: Thursday, June 02, 2011		Sheet	79	of 104




DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011		Sheet 80 of 104




DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A3	Document Number <i>Enrico/Caruso 15 HR</i>		Rev <i>X01</i>
Date: Thursday, June 02, 2011	Sheet	81	of 104



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>IO Board Connector</i>			
Size	Document Number		Rev
A3	<i>Enrico/Caruso 15 HR</i>		<i>X01</i>
Date:	Thursday, June 02, 2011	Sheet	82 of 104



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number


Rev

Date: Thursday, June 02, 2011

Sheet 84 of 104

Enrico/Caruso 15 HR

X01



DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Main Tai Wu Rd., Hsiehshih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU POWER(4/5)

Size
A0


Document Number
Enrico/Caruso 15 HR

Rev
X01

Date: Thursday, June 12, 2011


Sheet 89 of 104

(Blanking)



DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size	Document Number		Rev
A3	Enrico/Caruso 15 HR		X01
Date:	Thursday, June 02, 2011		Sheet 90 of 104




DV15 HR Vos GIGA HDMI NoSurge



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
RT8208B +VGA CORE		
Size	Document Number	Rev
A3	Enrico/Caruso 15 HR	X01
Date:	Thursday, June 02, 2011	Sheet 92 of 104



Wistron Corporation
21F, 6th, Sec.1, Hsin Tsai Yiu Rd., Hsichia,
Taipei Hsien 221, Taiwan, R.O.C.

DISCRETE VGA POWER

Enrico/Caruso 15 HR

Sheet 93 of 104

Size A2



Date: Thursday, June 02, 2011

5	4	3	2	1
D				
C				
B				
A				

DV15 HR Vos GIGA HDMI NoSurge

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT Switch			
Size	Document Number		Rev
A3	Enrico/Caruso 15 HR		X01
Date: Thursday, June 02, 2011		Sheet	95 of 104

SSID = Mechanical




DV15 HR Vos GIGA HDMI NoSurge

Huron River Platform Power Sequence


(AC mode)

red word: KBC GPIO




(DC mode)



red word: KBC GPIO




Wistron HURON RIVER POWER UP SEQUENCE DIAGRAM




DV15 HR Vos GIGA HDMI NoSurge



PCH SMBus Block Diagram



KBC SMBus Block Diagram



Audio Block Diagram

