

Pamirs UMA Block Diagram

Project code : 91.4S401.001
PCB P/N : 06228
Revision : SB

CLK GEN
ICS9LPRS355AKLFT-GP
3

Intel CPU
Merom 2M/4M SV
FSB:667 or 800 MHz
4, 5, 6

DDRII
533/667 Slot 0
13

DDRII
533/667 Slot 1
14

CrestLine-GM/GML
AGTL+ CPU I/F DDR I/F
INTEGRATED GRAPHICS
LVDS, CRT I/F
7, 8, 9, 10, 11, 12

CRT 15
LCD 16
TVOUT 15

1394 25
SD/SDIO/MMC
MS/MS Pro/xD 26
Ricoh
R5C832
CardReader
24, 25

RJ45
CONN 28
10/100 NIC
Marvell 88E8039
27

RJ11
CONN 29
INTERNAL
ARRAY MIC
MIC IN
LINE OUT
SPDIF
OP AMP
APA2031
38
2CH
SPEAKER

AMOM
MODEM
CX20548
HD AUDIO
CODEC
CX20549-12Z
29
Ricoh
R5538
28
New Card
28

INTEL
ICH8-M
10 USB 2.0/1.1 ports
ETHERNET (10/100/1000Mb)
High Definition Audio
ATA 66/100
ACPI 1.1
LPC I/F
PCI/PCI BRIDGE
18, 19, 20, 21

CAMERA 32
BLUE
TOOTH 32
USB x 3 23
HDD 23
ODD 23
TPM
SLB9635TT
34

KBC
ENE KB3910SF
31
Capacity
Button 32
Touch
Pad 32
Int.
KB 32
CIR
Thermal
& Fan
G792 22
Flash ROM
1MB 33

DOCK
CRT MIC IN LINE OUT S/PDIF TVOUT 10/100 Ethernet CIR

SYSTEM DC/DC
TPS51120

INPUTS	OUTPUTS
DCBATOUT	5V_S3 3V_AUX_S5

SYSTEM DC/DC
MAX8743

INPUTS	OUTPUTS
DCBATOUT	1D5V_S0 1D8V_S3

SYSTEM DC/DC
ISL6269CRZ

INPUTS	OUTPUTS
DCBATOUT	1D05V_S0

MAXIM CHARGER
MAX8725

INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC
MAX8736ETL

INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER

L1: Signal 1
L2: GND
L3: Signal 2
L4: Signal 3
L5: VCC
L6: Signal 4

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
Block Diagram
Size A3 Document Number
Pamirs
Date: Friday, May 18, 2007 Sheet 1 of 41
Rev -3

INTEL ICH8-M STRAP PIN

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config 1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low at rising edge of PWROK. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers:offset 224h)
HDA_SYNC	PCIe Port Config 1 bit0, Rising Edge of PWROK.	Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe Port Config 2 bit0, Rising Edge of PWROK.	Sets bit2 of RPC.PC(Config Registers:Offset 224h)
GPI020	Reserved	Weak Internal PULL-DOWN.NOTE:This signal should not be pull HIGH.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0# SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 VccSus1_5 and VccCll1_5 VRM Enable/Disable.Always sampled.	Enables integrated VccSus1_05,VccSus1_5 and VccCll1_5 VRM when sampled high
LAN100_SLP	Integrated VccLAN1_05 VccCll1_05 VRM enable /Disable. Always sampled.	Enables integrated VccLAN1_05,VccCll1_05 VRM when sampled high
SATALED#	PCIe LAN REVERSAL.Rising Edge of PWROK.	This signal has weak internal pull-up. set bit27 of MPC.LR(Device28:Function0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8M will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.(Offset:3410h:bit5)
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPI033/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK.	Internal Pull-Up.If sampled low,the Flash Descriptor Security will be overridden.If high,the Security measures defined in the Flash Descriptor will be in effect. This should only be used in manufacturing environments

XOR Chain Entrance Strap			
ICH_RSVD[3]	AZ DOUT ICH	Description	
0	0	RSVD	
0	1	Enter XOR Chain	
1	0	Normal Operation(default)	
1	1	Set PCIe port config bit	

A16 swap override strap	
PCI_GNT#3	low = A16 swap override enable high = default

BOOT BIOS Strap		
PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
0	0	PCT
1	1	LPC(Default)

integrated VccSus1_05,VccSus1_5,VccCll1_5		
SM_INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCll1_05		
LAN100_SLP	High=Enable	Low=Disable


DEFAULE HIGH

No Reboot Strap	
SPKR	LOW = Defaule
	High=No Reboot

8.2K PULL HIGH

INTEL ICH8-M INTEGRATED PULL-UPS and PULL-DOWNS



SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPI0[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPI023	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 20K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	TBD




INTEL CRESTLINE STRAP PIN

CFG Strap	LOW 0	HIGH 1
CFG 5	DMI X 2	DMI X 4 ★
CFG 8 Low Power PCI Express	Normal★	Low Power mode
CFG 9 PCI Express Graphics Lane Reversal	Lane Reversal	Normal Mode(Lanes number in order)★
CFG 16 FSB dynamic ODT	Disabled	Enabled★
CFG 19 DMI Lane Reserved	Normal Operation★	Reserved Lane
CFG 20 Concurrent SDVO/PCIe	Only PCIe or SDVO is operation★	PCIe and SDVO are operation simultaneous
SDVO_CTRL_DATA SDVO Present	NO SDVO Card Present★	SDVO Card Present
CFG 12	XOR/ALL-Z	
CFG 13	Reserved	
LH(0)	Reserved	
LH(01)	XOR Mode Enabled	
HL(10)	All Z Mode Enabled	
HL(11)	Normal Operation	

<Core Design>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Table of Content			
Size A3	Document Number		Rev
	Pamirs		-3
Date:	Tuesday, May 22, 2007	Sheet 2 of 41	






Mid Freqenced
Decoupling



<Core Design>


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Meron(3/3)-GND&Bypass		
Size	Document Number	Rev
A3	Pamirs	-3
Date: Friday, May 18, 2007		Sheet 6 of 41







<Core Design>





Title		Wistron Corporation	
Size		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
A3		Document Number	
Date: Friday, May 18, 2007		Sheet 8 of 41	
Pamirs		-3	



Strap Pin Table


CFG[2:0] FSB Freq select	010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	Reserved
CFG7 (CPU Strap)	0 = Reserved 1 = Mobile CPU *
CFG8 (Low power PCIE)	0 = Normal mode 1 = Low Power mode *
CFG9 (PCIE Graphics Lane Reversal)	0 = Reverse Lane 1 = Normal Operation *
CFG[11:10]	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disable 1 = Enable *
CFG[18:17]	Reversed
SDVO_CTRLDATA	0 = No SDVO Device Present * 1 = SDVO Device Present
CFG19(DMI Lane Reversal)	0 = Normal Operation * (Lane number in Order) 1 = Reverse lane
CFG20(PCIE/SDVO concurrent)	0 = Only PCIE or SDVO is operational * 1 = PCIE/SDVO are operating simu.






8 DDR_B_DQS# [0..7] <<>>
 8 DDR_B_D [0..63] <<>>
 8 DDR_B_DM [0..7] <<>>
 8 DDR_B_DQS [0..7] <<>>
 8 DDR_B_MA [0..13] <<>>
 8 DDR_B_BS [0..2] <<>>


Layout Note:
Place near DM2



Layout Note:
Place one cap close to every 2 pullup resistors terminated to +0.9VS





Layout Note:
Place these resistors
closely DM2, all
trace length Max=1.5"



7 DDR_B_MA14 <<>>


DM1
 DDR_B_MA0 102
 DDR_B_MA1 101
 DDR_B_MA2 100
 DDR_B_MA3 99
 DDR_B_MA4 98
 DDR_B_MA5 97
 DDR_B_MA6 94
 DDR_B_MA7 92
 DDR_B_MA8 93
 DDR_B_MA9 91
 DDR_B_MA10 105
 DDR_B_MA11 90
 DDR_B_MA12 89
 DDR_B_MA13 116
 DDR_B_MA14 86
 DDR_B_MA15 84
 DDR_B_BS2 134
 DDR_B_BS0 107
 DDR_B_BS1 108

DDR_B_D0 5
 DDR_B_D1 7
 DDR_B_D2 17
 DDR_B_D3 19
 DDR_B_D4 6
 DDR_B_D5 6
 DDR_B_D6 14
 DDR_B_D7 10
 DDR_B_D8 23
 DDR_B_D9 25
 DDR_B_D10 38
 DDR_B_D11 30
 DDR_B_D12 20
 DDR_B_D13 32
 DDR_B_D14 36
 DDR_B_D15 38
 DDR_B_D16 43
 DDR_B_D17 45
 DDR_B_D18 55
 DDR_B_D19 57
 DDR_B_D20 44
 DDR_B_D21 46
 DDR_B_D22 56
 DDR_B_D23 58
 DDR_B_D24 63
 DDR_B_D25 63
 DDR_B_D26 73
 DDR_B_D27 75
 DDR_B_D28 62
 DDR_B_D29 64
 DDR_B_D30 74
 DDR_B_D31 76
 DDR_B_D32 123
 DDR_B_D33 125
 DDR_B_D34 135
 DDR_B_D35 137
 DDR_B_D36 124
 DDR_B_D37 126
 DDR_B_D38 134
 DDR_B_D39 136
 DDR_B_D40 141
 DDR_B_D41 142
 DDR_B_D42 151
 DDR_B_D43 153
 DDR_B_D44 149
 DDR_B_D45 142
 DDR_B_D46 152
 DDR_B_D47 154
 DDR_B_D48 157
 DDR_B_D49 159
 DDR_B_D50 172
 DDR_B_D51 175
 DDR_B_D52 158
 DDR_B_D53 160
 DDR_B_D54 174
 DDR_B_D55 176
 DDR_B_D56 179
 DDR_B_D57 181
 DDR_B_D58 189
 DDR_B_D59 191
 DDR_B_D60 180
 DDR_B_D61 182
 DDR_B_D62 192
 DDR_B_D63 194
 DDR_B_DQS#0 11
 DDR_B_DQS#1 25
 DDR_B_DQS#2 49
 DDR_B_DQS#3 68
 DDR_B_DQS#4 128
 DDR_B_DQS#5 146
 DDR_B_DQS#6 167
 DDR_B_DQS#7 196
 DDR_B_DQS0 13
 DDR_B_DQS1 31
 DDR_B_DQS2 51
 DDR_B_DQS3 70
 DDR_B_DQS4 131
 DDR_B_DQS5 148
 DDR_B_DQS6 169
 DDR_B_DQS7 188
 DDR_B_DQS0# 114
 DDR_B_DQS1# 119
 DDR_B_DQS2# 114
 DDR_B_DQS3# 119
 DDR_B_DQS4# 114
 DDR_B_DQS5# 119
 DDR_B_DQS6# 114
 DDR_B_DQS7# 119



CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:


*** Must be a ground return path between this ground and the ground on the VGA connector.**
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





TV OUT CONN


connector



Place this 2 resistors
close to the TV-out
connector



5V @ ext. CRT side



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size
A3

CRT/TV Connector

Size A3	Document Number
------------	-----------------


Pamirs

Rev
-3


Date: Monday, May 21, 2007

Sheet 15 of 41




LCD/INV CONN







Docking Connector



Hsync & Vsync level shift



S0 = 4V
S3 = 2.5V
S5 = 0V





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Board to board conn/ Docking**


Size A3 Document Number: **Pamirs** Rev: **-3**

Date: Friday, May 18, 2007 Sheet 17 of 41




0921 P/N CHANGE TO 71.0ICH8.M08

A16 swap override Strap	
PCI_GNT3#	Low= A16 swap override Enable High= Default *



Boot BIOS Strap		
PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *




<Variant Name>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH8(1/4)-PCI/INT**

Size: A3 Document Number: **Pamirs** Rev: **-3**


Date: Friday, May 18, 2007 Sheet: 18 of 41












SATA HD Connector



CD-ROM CONNECTOR





USB PORT





<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
HD/CDROM/USB			
Size	Document Number		Rev
A3	Pamirs		-3
Date	Friday, May 18, 2007	Sheet 23 of	41








Mini Card Connector 1(WWAN)




Mini Card Connector 2(802.11a/b/g)






10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW





Green : Link up
Blinking : TX/RX activity

NEWCARD Connector

Place them Near to Connector





For Newcard socket






<Core Design>



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	LAN connector/NEW CARD/SIM
Size	A3
Document Number	Pamirs
Date	Monday, May 21, 2007
Sheet	28 of 41
Rev	-3

CLOSE TO
TRANSFORMER





Speaker



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	AUDIO AMP/SPEAKER		
Size A3	Document Number	Pamirs	Rev -3
Date: Friday, May 18, 2007	Sheet 30	of 41	


CAMERA

Internal KeyBoard Connector


31 KROW[1..8] <<< 
31 KCOL[1..16] <<< 

Keyboard matrix (from vendor)


	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




TouchPad Connector




TOUCH-PAD SWITCH



Blue thumb





TOP VIEW

A15 (B1)
A14 (B2)
:
:
A2 (B14)
A1 (B15)


(BOTTOM VIEW)

Boot Device must have ID[3:0] = 0000
Has internal pull-down resistors
All may be left floated
FPET7 Elec. P3-46


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title FWH and Debug		
Size A3	Document Number	Rev -3
Date: Wednesday, May 23, 2007 Sheet 33 of 41		


5V_AUX_S5 TO 5V_S5




TPM 1.2



Run Power



Finger Printer




<Core Design>


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PWRPLANE&RESETLOGIC			
Size A3	Document Number		Rev
	Pamirs		-3
Date:	Monday, May 21, 2007	Sheet 34 of	41



1D8V / 7.0A
OCP>=14A



Ton	Frequency (Out1)KHz	Frequency (Out2)KHz
AGND	620	460
REF	485	355
OPEN	345	255
VCC	235	170

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


1D8V_S3/1D5V_S0


Size
A3

Document Number	Pamirs
-----------------	---------------


Date: Monday, May 21, 2007

Sheet 37 of 41






Adaptor in to generate DCBATOUT



BATTERY CONNECTOR



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	AD/BATT CONN
Size A3	Document Number
Date: Friday, May 18, 2007	Sheet 40 of 41
Rev	-3

