

Akita Block Diagram

Project code : 91.4F501.001
PCB P/N : 05232
Revision : SD

CLK GEN
ICS954305
3

Intel CPU
Yonah/Merom
4,5

DDRII 533/667 Slot 0
11

DDRII 533/667 Slot 1
11

Calistoga
GM
6, 7, 8, 9, 10

RGB CRT
13

LVDS
14

SVIDEO
13

1394
23

SD/SDIO/MMC MS/MS Pro/xD
23

Ricoh R5C832 CardReader
22, 23

RJ45 CONN
25

10/100 NIC Intel 82562ET
25

RJ11 CONN
25

MODEM
WAKIKI
AUDIO CODEC

INTERNAL ARRAY MIC
MIC IN
LINE OUT
SPDIF

OP AMP
APA2031
28

2CH
SPEAKER

Ricoh R5538
26

New Card
26

ICH7-M
15, 16, 17, 18

PCI x 1
24

Mini-Card 802.11a/b/g
24

Mini-Card
24

KBC
ENE KB3910SF
29

Capacity Button
30

Touch Pad
30

Int. KB
30

CIR
30

Thermal & Fan G792
19

Flash ROM
1MB
31

DOCK

CRT MIC IN LINE OUT S/PDIF TVOUT 10/100 Ethernet CIR

SYSTEM DC/DC TPS51120	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1005V_S0 108V_S3

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8736ETL	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 44A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size A3 Document Number Akita Rev SD

Date: Monday, February 06, 2006 Sheet 1 of 39

Calistoga Strapping Signals and Configuration

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6		0=Moby Dick 1=Calistoga
CFG7	CPU Strap	0 = Reserved 1 =Mobile CPU(Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	Reserved	
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Global R-comp Disable (All R-comps)	0 = All R-comp Disable 1 = Normal Operation (Default)
CFG18	VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK In signal.

History
11.18.2004: mini card not ready

125CV Spread Spectrum Select

SS3	SS2	SS1	SS0	Spread Amount%
0	0	0	0	-0.8
0	0	0	1	-1.0
0	0	1	0	-1.25
0	0	1	1	-1.5
0	1	0	0	-1.75
0	1	0	1	-2.0
0	1	1	0	-2.5
0	1	1	1	-3.0
1	0	0	0	+-0.3
1	0	0	1	+-0.4
1	0	1	0	+-0.5
1	0	1	1	+-0.6
1	1	0	0	+-0.8
1	1	0	1	+-1.0
1	1	1	0	+-1.25
1	1	1	1	+-1.5

PCI Routing

	IDSEL	IRQ	REQ/GNT
R5C832	25		0


ICH7M Integrated Pull-up and Pull-down Resistors

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]/GPO[17], GNT[6]/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH7M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------



ITP Debug Conn.



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			ITP		
Size	Document Number				Rev
A3					SD
Date:	Friday, March 31, 2006	Sheet	2	of	39





IN (3D3V_S0)	EN (6218_PG00D)	OUT (VTT_PWRGD#)
H	L	H
X	H	Hi - Z







UMA ONLY





1121




FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	266M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved











<<>>


3 CLK_MCH_BCLK
3 CLK_MCH_BCLK#



HOST



<Core Design>



CFG[2:0] : No internal pull-up or pull-down.
CFG[17:3] : Internal pull-up.
CFG[19:18] : Internal pull-down.

CFG[6] : 0=Moby Dick ,1=Calistoga (default)
CFG[11] : PSB 4X CLK ENABLE
0=Calistoga ,1=Reserved (default)

When Low choice
Lower than 3.5K
Ohm

When High 1K Ohm


<Core Design>

Title		
Size A3		
Document Number	Akita	Rev SD
Date: Friday, March 31, 2006	Sheet 7 of 39	

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

GMCH (2 of 5)





[illegible]

Put decap near power(0.9V) and pull-up resistor

DDR_VREF_S0

C70, C142, C378, C356, C72, C141, C96, C95, C69, C354, C355, C98, C71, C99, C97, C106, C357, C358, C102, C104, C144, C146, C103, C74, C143, C105

SCD1U16V2ZY-2GP

Place these Caps near DM1

D8V_S3

C359, C89, C73, C145, C94, C361, C360, C100, C91

SCD2D2U10V3ZY-1GP, SCD1U16V2ZY-2GP

Place these Caps near DM2

1D8V_S3


C379, C93, C92, C88, C139, C140, C90, C101, C87

SCD2D2U10V3ZY-1GP, SCD1U16V2ZY-2GP

 Wistron Corporation 21F, 88, Sec.1, Hsien Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
DDR2 Termination Resistor	
Size A3	Document Number Akita
Date: Friday, March 31, 2006	Sheet 12 of 39 SD

CRT I/F & CONNECTOR


Layout Note:
Place these resistors
close to the CRT-out
connector



Layout Note:


* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift







TV OUT CONN

connector



Place this 2 resistors
close to the TV-out
connector



<Core Design>



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.









CRT/TV Connector			
Size A3	Document Number Akita	Rev SD	
Date: Saturday, April 01, 2006	Sheet 13	of 39	

LED / INVERTER INTERFACE

LCD/INV CONN



1019




<Core Design>

緯創資通










Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD/Inverter Connector			
Size	Document Number	Akita	Rev
Custom			SD
Date:	Saturday, April 01, 2006	Sheet 14	of 39

Docking Connector



Hsync & Vsync level shift




Place near Dock connector

Place near Codec

S0 = 4V
S3 = 2.5V
S5 = 0V


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Board to board conn/ Docking		
Title Size A3	Document Number Akita	Rev SD
Date: Friday, March 31, 2006	Sheet 15 of 39	








SMBUS



Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

32K suspend clock output



A4	VSS[1]	VSS[99]	P28
A23	VSS[2]	VSS[99]	R1
B1	VSS[3]	VSS[100]	R11
B8	VSS[4]	VSS[101]	R12
B11	VSS[5]	VSS[102]	R13
B14	VSS[6]	VSS[103]	R14
B17	VSS[7]	VSS[104]	R15
B20	VSS[8]	VSS[105]	R16
B26	VSS[9]	VSS[106]	R17
B28	VSS[10]	VSS[107]	R18
C2	VSS[11]	VSS[108]	T6
C6	VSS[12]	VSS[109]	T12
C27	VSS[13]	VSS[110]	T13
D10	VSS[14]	VSS[111]	T14
D13	VSS[15]	VSS[112]	T15
D18	VSS[16]	VSS[113]	T16
D21	VSS[17]	VSS[114]	T17
D24	VSS[18]	VSS[115]	U4
E1	VSS[19]	VSS[116]	U12
E2	VSS[20]	VSS[117]	U13
E4	VSS[21]	VSS[118]	U14
E8	VSS[22]	VSS[119]	U15
F15	VSS[23]	VSS[120]	U16
F3	VSS[24]	VSS[121]	U17
F4	VSS[25]	VSS[122]	U24
F5	VSS[26]	VSS[123]	U25
F12	VSS[27]	VSS[124]	U26
F27	VSS[28]	VSS[125]	V2
F28	VSS[29]	VSS[126]	V3
G1	VSS[30]	VSS[127]	V24
G2	VSS[31]	VSS[128]	V27
G6	VSS[32]	VSS[129]	V28
G9	VSS[33]	VSS[130]	W6
G14	VSS[34]	VSS[131]	W24
G18	VSS[35]	VSS[132]	W25
G21	VSS[36]	VSS[133]	W26
G24	VSS[37]	VSS[134]	Y24
G25	VSS[38]	VSS[135]	Y27
G26	VSS[39]	VSS[136]	Y28
H3	VSS[40]	VSS[137]	AA1
H4	VSS[41]	VSS[138]	AA24
H5	VSS[42]	VSS[139]	AA25
H24	VSS[43]	VSS[140]	AA26
H27	VSS[44]	VSS[141]	AB1
H28	VSS[45]	VSS[142]	AB14
J1	VSS[46]	VSS[143]	AB16
J2	VSS[47]	VSS[144]	AB19
J5	VSS[48]	VSS[145]	AB21
J24	VSS[49]	VSS[146]	AB27
J25	VSS[50]	VSS[147]	AB28
J26	VSS[51]	VSS[148]	AC2
K24	VSS[52]	VSS[149]	AC5
K27	VSS[53]	VSS[150]	AC9
K28	VSS[54]	VSS[151]	AC11
L13	VSS[55]	VSS[152]	AD3
L15	VSS[56]	VSS[153]	AD4
L24	VSS[57]	VSS[154]	AD7
L25	VSS[58]	VSS[155]	AD15
L26	VSS[59]	VSS[156]	AD23
M3	VSS[60]	VSS[157]	AE2
M4	VSS[61]	VSS[158]	AE4
M5	VSS[62]	VSS[159]	AE11
M12	VSS[63]	VSS[160]	AE18
M13	VSS[64]	VSS[161]	AE24
M14	VSS[65]	VSS[162]	AE25
M15	VSS[66]	VSS[163]	AF1
M16	VSS[67]	VSS[164]	AF11
M17	VSS[68]	VSS[165]	AF27
M24	VSS[69]	VSS[166]	AF28
M27	VSS[70]	VSS[167]	AG1
M28	VSS[71]	VSS[168]	AG3
N1	VSS[72]	VSS[169]	AG11
N2	VSS[73]	VSS[170]	AG14
N5	VSS[74]	VSS[171]	AG20
N6	VSS[75]	VSS[172]	AG25
N11	VSS[76]	VSS[173]	AH1
N12	VSS[77]	VSS[174]	AH3
N13	VSS[78]	VSS[175]	AH12
N14	VSS[79]	VSS[176]	AH27
N15	VSS[80]	VSS[177]	AH28
N16	VSS[81]	VSS[178]	
N17	VSS[82]	VSS[179]	
N18	VSS[83]	VSS[180]	
N24	VSS[84]	VSS[181]	
N25	VSS[85]	VSS[182]	
N26	VSS[86]	VSS[183]	
P3	VSS[87]	VSS[184]	
P4	VSS[88]	VSS[185]	
P12	VSS[89]	VSS[186]	
P13	VSS[90]	VSS[187]	
P14	VSS[91]	VSS[188]	
P15	VSS[92]	VSS[189]	
P16	VSS[93]	VSS[190]	
P17	VSS[94]	VSS[191]	
P24	VSS[95]	VSS[192]	
P27	VSS[96]	VSS[193]	
	VSS[97]	VSS[194]	

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ICH7-M (4 of 4)

Size
A3

Document Number


Akita

Rev

Date: Monday, February 06, 2006

Sheet 19 of 39


39




<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
Thermal/Fan Controller		
Size	Document Number	Rev
Custom	Akita	SD
Date: Monday, February 06, 2006	Sheet 20 of 39	




SATA HD Connector




CD-ROM CONNECTOR




USB PORT






Mini Card Connector


Mini Card Connector 1




Mini Card Connector 2





<Core Design>



10/100M Lan Transformer



- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




Green : Link up
Blinking : TX/RX activity



PIN09 : GREEN
PIN11 : ORANGE
PIN13 : YELLOW

NEWCARD Connector


Place them Near to Chip



Place them Near to Connector




For Newcard socket




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		New Card	
Size	Document Number	Rev	
A3	Akita	SD	
Date: Friday, March 31, 2006	Sheet	26	of 39





KB3910

A1 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable,Low=Disable
A4 for DMRP==>High=Disable,Low=Enable
A5 for EMWB==>High=Enable,Low=Disable
GP1095 for Clock test mode==>High=test Mode,Low=32KHz clock in normal running(Recommended)
GP1096 for DPL test mode==>High=Test Mode,Low=Normal operation(Recommended)

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

KBC ENE K3910SF

Size

A3

Document Number

Akita

Date

Friday, March 31, 2006

Sheet

29

of

39

Rev


SD

Internal KeyBoard Connector



29 KROW[1..8] <<< 
29 KCOL[1..16] <<< 

Keyboard matrix (from vendor)



	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1




TouchPad Connector




CAMERA





TOUCH-PAD SWITCH




Blue thumb




Close to CN8




CAPACITY BUTTON




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
KeyBoard-CONN	
Size	Document Number
A3	Akita
Date:	Rev
Friday, March 31, 2006	SD
Sheet	of
30	39




Sheet 32 of 39



$I_{ocp}=7.0*2=14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs1}=I_{ocp}*R_{ds,on}=238mV$
 $V_{ILIM}=V_{cs1}/0.1=2.38V$

$I_{ocp}=7.0*2=14A$
 $R_{ds,on}=17m\ ohm$
 $V_{cs2}=I_{ocp}*R_{ds,on}=28mV$
 $V_{ILIM2}=V_{cs2}/0.1=2.38V$



1D8V / 7.0A
OCP>=14A

1D05V_S0/7A
OCP>=14A

NEC
I_{rms}=7.5A (I_{sat}=10.4A)
DCR=13mohm
12*12*5.5

NEC
I_{rms}=7.5A (I_{sat}=10.4A)
DCR=13mohm
12*12*5.5

Panasonic 220uF/2V
ESR=15m ohm
I_{ripple}=2.7 A

$V_{out}=V_{fb}*(1+(R1/R2))$
Where $V_{fb}=1.0V$, $R2=10Kohm$

V_{out}setting=1.820V

V_{out}setting=1.0511V

Ton	Frequency (Out1)KHz	Frequency (Out2)KHz
AGND	620	460
REF	485	355
OPEN	345	255
VCC	235	170

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
1D8V_S3/1D05V_S0


Size A3 Document Number **Akita** Rev **SD**

Date: Friday, March 31, 2006 Sheet 35 of 39


2D5V_S0
Iomax=300mA



0D9V
Iomax=1A



$$Vo = 0.8 * (1 + (R1/R2))$$




1D5V_S0
Iomax= 3 A
OCP=6A

Trace Length=3cm
Trace Width=5mils
Trace Resistance>80mohm


KEMET NTD:5.615
100uF, 4V, B2 Size
Iripple=1.1A, ESR=70mohm

<Core Design>





BATTERY CONNECTOR



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Sheet 38 of 39

