


Leopard2 Block Diagram

Project code: 91.4C701.001
PCB P/N : 48.4C701.011
REVISION : 05202 -1



SYSTEM DC/DC TPS5130	
INPUTS	OUTPUTS
DCBATOUT	1D8V_S3 5V_S3 3V_AUX

MAXIM CHARGER	
MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+
	18V 4.0A
	5V 100mA

CPU DC/DC MAX1907	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

PCB LAYER	
L1:	Signal 1
L2:	GND
L3:	Signal 2
L4:	Signal 3
L5:	VCC
L6:	Signal 4
L7:	GND
L8:	Signal 5

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size

Document Number

Leopard2

Date: Monday, July 11, 2005

Sheet 1 of 47

Rev

ICH6-M Integrated Pull-up
and Pull-down Resistors

ICH6-M EDS 14308 0.8V1

ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, EE_CS, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDRQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series
Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

Power name description


5V_S0= 5 Voltage power up on system work(S0 state)
5V_S3= 5 Voltage suspend to RAM(S3 state)
5V_S5= 5 Voltage soft off(S5 state)
3D3V_S0= 3.3 Voltage power up on system work(S0 state)
3D3V_S3= 3.3 Voltage suspend to RAM(S3 state)
3D3V_S5= 3.3 Voltage soft off(S5 state)
LVDDR_2D8V= 2.8 Voltage power up on system work(S0 state)
1D8V_S3= 1.8 Voltage suspend to RAM(S3 state)
2D5V_S0= 2.5 Voltage power up on system work(S0 state)

VCC_CORE_S0= CPU VID Voltage power up on system work(S0 state)
1D5V_VCCA_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S0= 1.5 Voltage power up on system work(S0 state)
1D5V_S5= 1.5 Voltage soft off(S5 state)
DDR_VREF= 0.9 Voltage power up on system work(S0 state)
1D2V_VGA_S0= 1.2 Voltage power up on system work(S0 state) for VGA
VRAM_VDDQ= 1.8 Voltage power up on system work(S0 state) for VRAM
1D05V_S0= 1.05 Voltage power up on system work(S0 state)
CORE_GMCH_S0= 1.05 Voltage power up on system work(S0 state) for ALVISO core power
VCCP_GMCH_S0= 1.05 Voltage power up on system work(S0 state)for ALVISO BUSIO power

PCI RESOURCE TABLE

DEVICE	IDSEL	PCI IRQ	REQ# / GNT#
Mini-PCI	AD21	P_INTE#	REQ0#/GNT0#
Cardbus Controller TI7411	AD22	(CARBUS)P_INTG# (1394)P_INTF# (CARD READER)P_INTG#	REQ1#/GNT1#
LAN	AD23	P_INTE#	REQ2#/GNT2#
Blue Thumb	AD24		

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

ITP


Size
A3

Document Number
Leopard2


Rev
-1


Date: Wednesday, July 06, 2005

Sheet 2 of 47












Alviso Strapping Signals and Configuration



REV.NO. 1.0
REF. NO. 15577 page 183

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 101 = FSB400 others = Reversed
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	Reserved	0 = DDR2 1 = DDR1 (Default)
CFG7	CPU Strap	0 = Reserved 1 = Dothan (Default)
CFG8	Reserved	
CFG9	PCI Express Graphics Lane Reversal	0 = Reserve Lanes 1 = Normal (Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reserved	
CFG18	GMCH core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reserved	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present(Default) 1= SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH PWORK in signal.






ALVISO-GM:71.0GMCH.08U
ALVISO-PM:71.0GMCH.0BU
ALVISO-GML:71.0GMCH.0JU



Place 150 Ohm termination resistors close to GMCH

Note: Intel design guide suggest(page 203)
If the LVDS interface is not implemented, all signals associated with the interface can be left as no connects.



&ltCore Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title	GMCH (2 of 5)
-------	---------------


Size A3	Document Number Leopard2	Rev -1
Date: Thursday, July 07, 2005	Sheet 7 of 47	

Strapping

```
CFG[17:3]  have internal pullup resistors.
CFG[19:18] have internal pulldown
resistors
```

CFG2=0 (R419) : 133MHZ
CFG2=1 (R420) : 100MHZ





FOR DDR2

1D8V_S3

CORE_GMCH_S0

U19H

ALVISO-GM

VCCP_GMCH_S0

NCTF

Y12 VSS NCTF68
Y13 VSS NCTF67
Y14 VSS NCTF66
Y15 VSS NCTF65
Y16 VSS NCTF64
Y17 VSS NCTF63
Y18 VSS NCTF62
Y19 VSS NCTF61
Y20 VSS NCTF60
Y21 VSS NCTF59
Y22 VSS NCTF58
Y23 VSS NCTF57
Y24 VSS NCTF56
Y25 VSS NCTF55
Y26 VSS NCTF54
Y27 VSS NCTF53
Y28 VSS NCTF52
Y29 VSS NCTF51
Y30 VSS NCTF50
Y31 VSS NCTF49
Y32 VSS NCTF48
Y33 VSS NCTF47
Y34 VSS NCTF46
Y35 VSS NCTF45
Y36 VSS NCTF44
Y37 VSS NCTF43
Y38 VSS NCTF42
Y39 VSS NCTF41
Y40 VSS NCTF40
Y41 VSS NCTF39
Y42 VSS NCTF38
Y43 VSS NCTF37
Y44 VSS NCTF36
Y45 VSS NCTF35
Y46 VSS NCTF34
Y47 VSS NCTF33
Y48 VSS NCTF32
Y49 VSS NCTF31
Y50 VSS NCTF30
Y51 VSS NCTF29
Y52 VSS NCTF28
Y53 VSS NCTF27
Y54 VSS NCTF26
Y55 VSS NCTF25
Y56 VSS NCTF24
Y57 VSS NCTF23
Y58 VSS NCTF22
Y59 VSS NCTF21
Y60 VSS NCTF20
Y61 VSS NCTF19
Y62 VSS NCTF18
Y63 VSS NCTF17
Y64 VSS NCTF16
Y65 VSS NCTF15
Y66 VSS NCTF14
Y67 VSS NCTF13
Y68 VSS NCTF12
Y69 VSS NCTF11
Y70 VSS NCTF10
Y71 VSS NCTF9
Y72 VSS NCTF8
Y73 VSS NCTF7
Y74 VSS NCTF6
Y75 VSS NCTF5
Y76 VSS NCTF4
Y77 VSS NCTF3
Y78 VSS NCTF2
Y79 VSS NCTF1
Y80 VSS_NCTF0

VSS

VSS267 A124
VSS266 A26
VSS265 E26
VSS264 G26
VSS263 J26
VSS262 K26
VSS261 L27
VSS260 P27
VSS259 T2
VSS258 W2
VSS257 W27
VSS256 W27
VSS255 AA27
VSS254 AE27
VSS253 AE27
VSS252 AE27
VSS251 AL27
VSS250 AN27
VSS249 E28
VSS248 W28
VSS247 AE28
VSS246 AB28
VSS245 AC28
VSS244 A29
VSS243 VSS113
VSS242 E29
VSS241 E29
VSS240 C29
VSS239 H29
VSS238 P29
VSS237 VSS107
VSS236 VSS105
VSS235 VSS104
VSS234 AA29
VSS233 AD29
VSS232 AG29
VSS231 VSS101
VSS230 VSS100
VSS229 AM29
VSS228 VSS99
VSS227 VSS98
VSS226 VSS97
VSS225 VSS96
VSS224 VSS94
VSS223 VSS93
VSS222 VSS92
VSS221 VSS91
VSS220 VSS90
VSS219 VSS89
VSS218 VSS88
VSS217 VSS87
VSS216 VSS86
VSS215 VSS85
VSS214 VSS83
VSS213 M31
VSS212 VSS82
VSS211 VSS81
VSS210 VSS80
VSS209 VSS79
VSS208 VSS78
VSS207 VSS77
VSS206 VSS76
VSS205 VSS75
VSS204 VSS74
VSS203 VSS73
VSS202 VSS72
VSS201 VSS71
VSS200 VSS70
VSS199 VSS69
VSS198 VSS68
VSS197 VSS67
VSS196 VSS66
VSS195 VSS65
VSS194 VSS64
VSS193 VSS63
VSS192 VSS62
VSS191 VSS61
VSS190 VSS60
VSS189 VSS59
VSS188 VSS58
VSS187 VSS57
VSS186 VSS56
VSS185 VSS55
VSS184 VSS54
VSS183 VSS53
VSS182 VSS52
VSS181 VSS51
VSS180 VSS50
VSS179 VSS49
VSS178 VSS48
VSS177 VSS47
VSS176 VSS46
VSS175 VSS45
VSS174 VSS44
VSS173 VSS43
VSS172 VSS42
VSS171 VSS41
VSS170 VSS40
VSS169 VSS39
VSS168 VSS38
VSS167 VSS37
VSS166 VSS36
VSS165 VSS35
VSS164 VSS34
VSS163 VSS33
VSS162 VSS32
VSS161 VSS31
VSS160 VSS30
VSS159 VSS29
VSS158 VSS28
VSS157 VSS27
VSS156 VSS26
VSS155 VSS25
VSS154 VSS24
VSS153 VSS23
VSS152 VSS22
VSS151 VSS21
VSS150 VSS20
VSS149 VSS19
VSS148 VSS18
VSS147 VSS17
VSS146 VSS16
VSS145 VSS15
VSS144 VSS14
VSS143 VSS13
VSS142 VSS12
VSS141 VSS11
VSS140 VSS10
VSS139 VSS9
VSS138 VSS8
VSS137 VSS7
VSS136 VSS6
VSS135 VSS5
VSS134 VSS4
VSS133 VSS3
VSS132 VSS2
VSS131 VSS1
VSS130 VSS0

U19F

VSS267 A124
VSS266 A26
VSS265 E26
VSS264 G26
VSS263 J26
VSS262 K26
VSS261 L27
VSS260 P27
VSS259 T2
VSS258 W2
VSS257 W27
VSS256 W27
VSS255 AA27
VSS254 AE27
VSS253 AE27
VSS252 AE27
VSS251 AL27
VSS250 AN27
VSS249 E28
VSS248 W28
VSS247 AE28
VSS246 AB28
VSS245 AC28
VSS244 A29
VSS243 VSS113
VSS242 E29
VSS241 E29
VSS240 C29
VSS239 H29
VSS238 P29
VSS237 VSS107
VSS236 VSS105
VSS235 VSS104
VSS234 AA29
VSS233 AD29
VSS232 AG29
VSS231 VSS101
VSS230 VSS100
VSS229 AM29
VSS228 VSS99
VSS227 VSS98
VSS226 VSS97
VSS225 VSS96
VSS224 VSS94
VSS223 VSS93
VSS222 VSS92
VSS221 VSS91
VSS220 VSS90
VSS219 VSS89
VSS218 VSS88
VSS217 VSS87
VSS216 VSS86
VSS215 VSS85
VSS214 VSS83
VSS213 M31
VSS212 VSS82
VSS211 VSS81
VSS210 VSS80
VSS209 VSS79
VSS208 VSS78
VSS207 VSS77
VSS206 VSS76
VSS205 VSS75
VSS204 VSS74
VSS203 VSS73
VSS202 VSS72
VSS201 VSS71
VSS200 VSS70
VSS199 VSS69
VSS198 VSS68
VSS197 VSS67
VSS196 VSS66
VSS195 VSS65
VSS194 VSS64
VSS193 VSS63
VSS192 VSS62
VSS191 VSS61
VSS190 VSS60
VSS189 VSS59
VSS188 VSS58
VSS187 VSS57
VSS186 VSS56
VSS185 VSS55
VSS184 VSS54
VSS183 VSS53
VSS182 VSS52
VSS181 VSS51
VSS180 VSS50
VSS179 VSS49
VSS178 VSS48
VSS177 VSS47
VSS176 VSS46
VSS175 VSS45
VSS174 VSS44
VSS173 VSS43
VSS172 VSS42
VSS171 VSS41
VSS170 VSS40
VSS169 VSS39
VSS168 VSS38
VSS167 VSS37
VSS166 VSS36
VSS165 VSS35
VSS164 VSS34
VSS163 VSS33
VSS162 VSS32
VSS161 VSS31
VSS160 VSS30
VSS159 VSS29
VSS158 VSS28
VSS157 VSS27
VSS156 VSS26
VSS155 VSS25
VSS154 VSS24
VSS153 VSS23
VSS152 VSS22
VSS151 VSS21
VSS150 VSS20
VSS149 VSS19
VSS148 VSS18
VSS147 VSS17
VSS146 VSS16
VSS145 VSS15
VSS144 VSS14
VSS143 VSS13
VSS142 VSS12
VSS141 VSS11
VSS140 VSS10
VSS139 VSS9
VSS138 VSS8
VSS137 VSS7
VSS136 VSS6
VSS135 VSS5
VSS134 VSS4
VSS133 VSS3
VSS132 VSS2
VSS131 VSS1
VSS130 VSS0

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GMCH (5 of 5)

Size

Document Number

Leopard2

Rev

-1


Date: Thursday, July 07, 2005

Sheet 10 of 47




PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor





Place these Caps near DM1




Place these Caps near DM2










VDDR1	MEMVMODE_0	MEMVMODE_1
1.8V	GND	+VDDC_CT
2.5V	+VDDC_CT	GND
2.8V	+VDDC_CT	+VDDC_CT


VRAM Selection	
Vendor/Size	SETTING DVPDATA_[2:0]
HYNIX/128M	000
SAMSUNG/128M	001
RESERVED	010
RESERVED	011
RESERVED	100
RESERVED	101
RESERVED	110
RESERVED	111

Hynix : HY5DS573222F(P)-28 (8Mx32)
Samsung : K4D553235F-VC2A (8Mx32)




緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


All dampings in this page must near the VRAM.




All dampings in this page must near the VRAM.




Digital Signal CONN



Analog Signal CONN





Close to Docking CN





Please close to ICH6

HP suggest




CIR, CIR_PR, CIR_KBC are connect together. default setting 12/12

Docking Connector




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

INVERTER/LCD





CRT




010804 Modified on Astro ID request

CIR FOR FF







Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
IDE decoupling

Layout Note:
PCI decoupling

Place within 100
mils of ICH
near pin AG5

Place within 100
mils of ICH
near pin AG9

Place within 100
mils of ICH

Place within 100
mils of ICH
near E26, E27

Place within 100
mils of ICH
pin AG10

Intel dummy

Place within 100
mils of ICH
pin A13

Place within 100
mils of ICH
pin V7

Place within 100
mils of ICH
pin A17

Layout Note:
Place near pin AA19

Place within 100
mils of ICH pin
AG13, AG16

Layout Note:
Distribute in PCI section
near pin A2-A6 near D1-H1

Layout Note:
Place near U7

Place both
within 100 mils
of ICH near B27

Layout Note:
Place near AB18

Place within 100
mils of ICH

Place within 100
mils of ICH
pin G10

Layout Note:
Place near AG23

*Within a given well, 5VREF needs to be up before the
corresponding 3.3V rail

Intel 10 ohm

Intel 10 ohm



SC

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title ICH6-M (3 of 4)		
Size A3	Document Number Leopard2	Rev -1
Date: Thursday, July 07, 2005		Sheet 23 of 47


SMBUS(ICH6 ---> SODIMM,CLKGEN)





PCIRST# 3V to 5V level shift for HDD & CDROM



PCIRST# Buffer to enhance the driving strength




Put these two Caps near the thermal diode.








THERMDP1/DP2/THERMDN ON THE SAME LAYER
W/S = 10/5 MIL, 12 MIL AWAY FROM OTHERS
CAPS CLOSE TO G768B

180 ms after VCC_G768 > 4.38v, p2, 7



The symbol use 2nd source
The P/N is the main source
Main source:20.D0152.103
2nd source:20.D0012.103




<Core Design>

緯創資通


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
G768D		
Size A3	Document Number	Rev -1
Leopard2		
Date: Monday, July 11, 2005	Sheet 25 of 47	

HDD Connector




CDROM






NEWCARD Connector

Place them Near to Chip



Place them Near to Connector




SMBUS (ICH6 - - NEWCARD, LAN)

<Core Design>


緯創資通




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD / CDROM/NEWCARD			
Size A3	Document Number		Rev
	Leopard2		-1
Date:	Monday, July 11, 2005	Sheet 26 of	47




Bypass/Decoupling Capacitors
Should be placed as close to
PCI7421 as possible








PCMCIA Socket



Cardbus I/F




6 in 1 Connector



Blue thumb


Place on bottom side

From NEW!
1004-1




BC0EX2 connect to PCI_AD22 on main board.
BC0EX1 connect to ICH_PME# on main board.

POWER SWITCH




10/100 LAN Transformer		RJ45 PIN
EN# 31	TD+ --> TX+	RJ45-1
	TD- --> TX-	RJ45-2
	RD+ --> RX+	RJ45-3
	RD- --> RX-	RJ45-6

10/100M Lan Transformer





1. route on bottom as differential pairs.
2. Tx+Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

1394 Connector




These components near to chip side.





MINI-PCI




The symbol use 2nd source
The P/N is the main source
Main source:62.10032.001
2nd source:62.10032.031


<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
MINI-PCI	
Size	Document Number
A3	Leopard2
Date: Thursday, July 07, 2005	Sheet 34 of 47
Rev	
-1	

USB POWER



MDC Connector



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

USB / MDC CONN.Size
A3

Document Number

Leopard2




Rev
-1

Date: Thursday, July 07, 2005

Sheet 35 of 47

July 07, 2005	Sheet	36	of
---------------	-------	----	----


INTERNAL KEYBOARD CONNECTOR





the matrix table for PCB

	PA	PR
Discrete	00	01
UMA	10	11


LAUNCH Board



TouchPad Connector




FLASH ROM



Adaptor in to generate DCBATOUT


Layout 200mil






BATTERY CONNECTOR

<Core Design>

CPU_CORE-MAX1907




**For 5V
SETTING=5.0915V**






Title			
TPS5130 (3D3V/5V/1D8V)			
Size	Document Number	Rev	
A3	Leopard2	-1	
Date:	Thursday, July 07, 2005	Sheet	42 of 47


TI TPS5130 for 1D2V, 5V, 3D3V (1D2V=>CH1 , 5V=>CH2 , 3D3V =>CH3)




1.5V_S5 (For ICH6)




L3# circuit




$$\begin{aligned} I_{ocp} &= 4.3 * 1.7 = 7.3A \\ R_{ds,on} &= 20 * 1.375 = 27.5m \text{ ohm} \\ V_{cs2} &= I_{ocp} * R_{ds,on} = 201mV \\ V_{ILIM2} &= V_{cs2} / 0.1 = 2.01V \end{aligned}$$



$$\begin{aligned} I_{ocp} &= 4.3 * 1.7 = 7.3A \\ R_{ds,on} &= 20 * 1.375 = 27.5m \text{ ohm} \\ V_{cs2} &= I_{ocp} * R_{ds,on} = 201mV \\ V_{ILIM2} &= V_{cs2} / 0.1 = 2.01V \end{aligned}$$



Ton Setting	Side 1	Side 2
	Frequency(kHz)	Frequency(kHz)
VCC	235	170
Float	345	255
VREF	485	355
AGND	620	460

FOR GMCH Power



FOR DDR2 Power

Suspend Power



Run Power

