


PCB STACK UP

LAYER 1 : TOP
LAYER 2 : SGND1
LAYER 3 : IN1
LAYER 4 : IN2
LAYER 5 : VCC
LAYER 6 : IN3
LAYER 7 : SGND2
LAYER 8 : BOT

04-- 0402 footprint
06-- 0603 footprint
08-- 0805 footprint
12-- 1206 footprint
F-- 1% tolerance

AT3U BLOCK DIAGRAM

01





PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug



PROJECT : AT3U
Quanta Computer Inc.


Size Custom	Document Number BLOCK DIAGRAM	Rev 2A
Date: Monday, April 30, 2007 Sheet 1 of 37		






for power noise



Layout Note:
Place voltage divider within 0.5" of GTLREF pin



modified --remove R72




For the purpose of testability, route these signals through a ground referenced Z0 = 55ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.



ITP disable guidelines				
Signal	Resistor Value	Connect To	Resistor Placement	
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP	
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP	
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP	
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP	
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP	

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.

FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0




ICCODE:
for Merom processors
recommended design
target is 44A



ICCP:
1.before vccore stable
peak current is 4.5A
2.after vccore stable
continue current is
2.5A

ICCA 130mA

Layout Note:
Place C105 near PIN
B26.




Layout out:
Place these inside socket cavity on North side secondary.




PROJECT : AT3U
Quanta Computer Inc.


Size Custom Document Number Merom Processor (POWER) Rev 2A
Date: Wednesday, May 02, 2007 Sheet 4 of 37






PROJECT : AT3U
Quantia Computer Inc.

Size Custom	Document Number Crestline (HOST)	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 5 of 37	










Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
CFG[17:3] Have internal Pull-up
CFG[18:19] Have internal Pull-down
Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port



DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIx4(Default)
-----------	---------------------------------------



FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---



DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---




XOR /ALLz /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics

MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--







SDVO Present



Strap define at External DVI control page

12



DDRII B CHANNEL



Layout note: Place one cap close to every 2 pullup resistors terminated to SMDDR_VTERM



RTC





SB Strap

ICH8-M Internal VR Enable strap
(Internal VR for VccSus1_05, VccSus1_5 and VccCL1_5)

ICH8-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)


INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---




XOR Chain Entrance Strap


ICH_RSVD	HDA_SDOOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal opration(Default)
1	1	Set PCIE port config bit 1



RTC
LPC
LAN / GLAN
CPU
IHDA
SATA
IDE



intel check list
define to stuff
33ohm



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number ICH7-M HOST(1/4)	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 14 of 37	

MINI CARD PCI-E

EXPRESS CARD (NEW CARD)

support
RBSN
card





PCIE-LAN

[21] AD[0..31]

T224


T229


5




PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug

Don't connect to PCI device / Express card











1.5V_A 1.5A
1.5V_B 675mA
VCC1.05 1.13A



CRT PORT


fix CRT
rise time
issue





19





20



SI 4/20 del hole16

SI 4/30 del PAD1,9,10,13,16

~~BT PAD~~





CLOSE CONN




NB5/RD1/HW2

PROJECT : AT3U
Quanta Computer Inc.


Size Custom	Document Number CARD READER/HOLE	Rev 1A
Date: Wednesday, May 02, 2007	Sheet 20 of 37	





When HWSPPND# is controlled by system, the pull-up resistor(R373) dose not need to apply.



*TPA/TPA#, TPB/TPB# pair trace : As close as possible.
*TPA/TPA#, TPB/TPB# pair trace : Same length electrically And layout with shields
*Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).








AUDIO AMPLIFIER


0312 Gain Table

GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB





EMI request

PCSPK BEEP




LINE OUT Amplifier







SATA_2 CONNECTOR





USBX1



USBX1





USB CAMERA CONNECT



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number SATA HDD/CD-ROM/USBX2	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 24 of 37	


E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E	
LANVCC	3.3V	
LAN_D1.8	1.8V	
LAN_A1.8	1.8V	
LAN_D1.5	1.5V	


	Q19	Q21
RTL8111B	Need	Need
RTL8101E	N/A	N/A



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number LAN POWER	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 26 of 37	


SATA_1 CONNECTOR




NEWCARD

27





Change to TT8 Conn



PCI-Express TX and RX direct to connector








BLUETOOTH





PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number NEW CARD/BT	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 27 of 37




KEYBOARD PULL-UP



PROJECT : AT3U
Quanta Computer Inc.


Size	Document Number	Rev
Custom	LED/KEYBOARD/SW	2A
Date: Wednesday, May 02, 2007	Sheet 28 of 37	

Mini PCI-E Card 1 WLAN




Mini PCI-E Card 2

WWAN -- have 2.8A 7W power consumption
power pin 24.39.41
GND pin 37,43
need to be careful power rail



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number MINI CARD X2	Rev 2A
Date: Wednesday, May 02, 2007		Sheet 29 of 37



MY2	49	TP_SPI: Default flash access Low: Boot from SPI flash part HIGH: Boot from ISA flash part
MY3	50	TP_ISP: In System Programming Mode Low: ISP mode HIGH: Normal Mode


All hardware straps
default internal
pull-up, so don't
need pull-UP outside.
A TEST need try
--andrew ????

DEL R209, R210, R218, R219, R220




SELECT KBC TPYE

PIN NAME	USE KBC3920	USE KBC3926
MY2	R208	REMOVE R208
BIOS_A0	REMOVE R808	R808



TOUCH PAD CONNECTOR



PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number KB3920/ROM/TP	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 31 of 37	


DC/DC +3V_ALW/+5V_ALW/+5V_ALW2 /+12V_ALW

**Place these CAPs
close to FETs**


Place these CAPs close to FETs

5 Volt +/- 5%
Continue current:8A
Peak current:11A
OCP minimum 13A

3.3 Volt +/- 5%
Continue current:5A
Peak current:7.5A
OCP minimum 10A






C30: Add PD22 for 12cell battery issue



+1.5 Volt +/- 5%
Countinue current:6.5A
Peak current:8.5A
OCp minimum 10A

+1.05 Volt +/- 5%
Countinue current:13A
Peak current:16A
OCp minimum 20A





PROJECT : AT3U
Quanta Computer Inc.

Size Custom	Document Number DDR11.1.8VSUS/SMDDR_VTERM	Rev 2A
Date: Wednesday, May 02, 2007	Sheet 36 of 37	

