



# R33 INTEL UMA/DISCRETE SYSTEM DIAGRAM

01




## Ivy Bridge Processor (DMI, PEG, FDI)



eDP\_COMP connect to PIN A18 W:4mils/S:15mils/L: 500mils.  
eDP\_COMP connect to PIN A17 W:12mils/S:15mils/L: 500mils.

**SM\_DRAMPWROK Processor Input.**


**PEG x16 disable (UMA only remove)**




0.22uF AC coupling Caps for PCIE GEN1/2/3

0.22uF AC coupling Caps for PCIE GEN1/2/3

## Ivy Bridge Processor (CLK,MISC,JTAG)



## DDR3 DRAM RESET




**FDI disable  
(DIS only stuff)**

DEL

FDI\_FSYNC can gang all these 4 signals together and tie them with only one 1K resistor to GND (DG V0.5 Ch2.2.9).

## DP & PEG Compensation


check



eDP\_COMPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms

PEG\_ICOMPI and RCOMPO signals  
should be routed within 500 mils typical  
impedance = 43 mohms PEG\_ICOMPO  
signals should be routed within 500 mils  
typical impedance = 14.5 mohms


### Processor pull-up (CPU)



**PROJECT : R33**  
**Quanta Computer Inc.**


|                                  |                                           |               |
|----------------------------------|-------------------------------------------|---------------|
| Size<br>Custom                   | Document Number<br>SNB 1/4 (PCIE&DMI&FDI) | Rev<br>1A     |
| Date: Wednesday, August 31, 2011 |                                           | Sheet 2 of 43 |

# Ivy Bridge Processor (DDR3)




## 104

# POWER




## Ivy Bridge Processor (GND)



## Ivy Bridge Processor (RESERVED, CFG)

05




## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

|                                    | 1                                                        | 0                                            |
|------------------------------------|----------------------------------------------------------|----------------------------------------------|
| CFG2<br>(PEG Static Lane Reversal) | Normal Operation                                         | Lane Reversed                                |
| CFG4<br>(DP Presence Strap)        | Disable; No physical DP attached to eDP                  | Enable; An ext DP device is connected to eDP |
| CFG7<br>(PEG Defer Training)       | PEG train immediately following<br>xxRESETB de assertion | PEG wait for BIOS training                   |

## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




**PROJECT : R33**  
**Quanta Computer Inc.**

|                                  |                                  |               |
|----------------------------------|----------------------------------|---------------|
| Size<br>Custom                   | Document Number<br>SNB 4/4 (GND) | Rev<br>1A     |
| Date: Wednesday, August 31, 2011 |                                  | Sheet 5 of 43 |


For rPGA socket, RSVD59 pin should be left NC.




**Cougar Point/Panther Point (DMI, FDI, PM)**




### Cougar Point/Panther Point (LVDS, DDI)




### PCH Pull-high/low(CLG)




**INT HDMI disable (DIS only remove)**



### System PWR\_OK(CLG)




## DPWROK FOR DSW




# Cougar Point/Panther Point (HDA, JTAG, SATA)

07


## RTC Clock 32.768KHz




## RTC Circuitry(RTC)




## HDA Bus(CLG)



## PCH JTAG Debug(CLG)




## PCH SPI ROM(CLG)



| Vender | Size | PIN                             |
|--------|------|---------------------------------|
| EON    | 4MB  | AKE39ZNOQ02 (EN25Q32B-104HIP)   |
| Max    | 4MB  | AKE39FP0Z02 (MX25L3206EM2I-12G) |
| Socket |      | DFHS08FS023                     |

**PROJECT : R33**  
Quanta Computer Inc.

|                                                  |                                        |        |
|--------------------------------------------------|----------------------------------------|--------|
| Size Custom                                      | Document Number PCH 2/6 (SATA/HDA/SPI) | Rev 1A |
| Date: Wednesday, August 31, 2011   Sheet 7 of 43 |                                        |        |



## PCH Strap Table

| Pin Name            | Strap description                                       | Sampled | Configuration                                                             | Circuit                                                                  |
|---------------------|---------------------------------------------------------|---------|---------------------------------------------------------------------------|--------------------------------------------------------------------------|
| SPKR                | Different from Calpella<br>No reboot mode setting       | PWR0K   | 0 = Default (weak pull-down 20K)<br>1 = Setting to No-Reboot mode         | ACZ_SPKR R500 *1K 4 +3V                                                  |
| GNT3# / GPIO55      | Top-Block Swap Override                                 | PWR0K   | 0 = "top-block swap" mode<br>1 = Default (weak pull-up 20K)               | R584 *1K 4 R595 *10K 4 +3V PCI_GNT3# <8>                                 |
| INTVRMEN            | Integrated 1.05V VRM enable                             | ALWAYS  | Should be always pull-up                                                  | PCH_INVRMEN R563 *330K 4 +3V_RTC                                         |
| HDA_DOCK_EN#/GPIO33 | Flash Descriptor Security<br>Only for Interposer        | PWR0K   | 0 = Override<br>1 = Default (weak pull-up 20K)                            | GPIO33 R572 0 2 BIOS_WP#                                                 |
| GNT1# / GPIO51      | Boot BIOS Selection 1 [bit-1]                           | PWR0K   | [Need external pull-down for LPC BIOS]<br>Default weak pull-up on GNT0/1# | R534 *1K 4 R595 *1K 4 BBS_BIT0 BBS_BIT1 <8>                              |
| GPIO19              | Boot BIOS Selection 0 [bit-0]                           | PWR0K   |                                                                           |                                                                          |
| GNT2# / GPIO53      | ESI strap (Server only)                                 | PWR0K   | Should not be pull-down<br>(weak pull-up 20K)                             | USE GPIO PIN                                                             |
| NV_ALE              | Intel Anti-Theft HDD protection<br>Only for Interposer  | PWR0K   | 0 = Disable (Internal pull-down 20kohm)                                   | +1.8V R547 *1K 4 NV_ALE <8>                                              |
| NV_CLE              | DMI Termination voltage                                 | PWR0K   | weak pull-down 20kohm                                                     | +1.8V R526 *2.2K 4 R546 *1K 4 NV_CLE <9> H_SNB_IVB# <2> sandy/ivy bridge |
| HDA_SYNC            | On-Die PLL VR Voltage Select                            | RSMRST  | 0 = Support by 1.8V (weak pull-down)<br>1 = Support by 1.5V               | +3VSS R334 *1K 4 ACZ_SYNC                                                |
| HDA_SDO             | Flash Descriptor Security                               | PWR0K   | 0 = Default (weak pull-down 20K)<br>1 = Overriden                         | <30> GPIO33_E ACZ_SDOUT R573 *1K 4 +V3.3A_1.5A_HDA_IO                    |
| GPIO8               | Integrated Clock Chip Enable                            | RSMRST# | Should be pull-down (weak pull-up 20K)                                    |                                                                          |
| GPIO28              | Different from Calpella<br>On-die PLL Voltage Regulator | RSMRST# | 0 = Disable<br>1 = Enable (Default)                                       | R492 *1K 4 PLL_ODVR_EN <9>                                               |
| SPI_MOSI            | ITPM function Disable                                   | APWROK  | 0 = Default (weak pull-down 20K)<br>1 = Enable                            | PCH_SPI_SI R292 *1K 4 +3V                                                |

DG recommended that AC coupling capacitors should be close to the connector (<100 mils) for optimal signal quality.


HDD0 (SATA3 6.0Gb/s)

ODD (SATA1 1.5Gb/s)

BIT\_CLK\_AUDIO


EMI

C528 \*33P/50V\_4





### Cougar Point/Panther Point (GPIO,VSS\_NCTF,RSVD)




## BOARD ID SETTING


```
<8> BOARD_ID0
<8> BOARD_ID1
<8> BOARD_ID2
<8> BOARD_ID3
```

```
BOARD_ID0
BOARD_ID1
BOARD_ID2
BOARD_ID3
```


| Model   | BOARD_ID5 | BOARD_ID4 | BOARD_ID3 | BOARD_ID2 | BOARD_ID1 | BOARD_ID0 |
|---------|-----------|-----------|-----------|-----------|-----------|-----------|
| R33 UMA | 0         | 0         | 0         | 0         | 0         | 0         |
| R33 DIS | 0         | 0         | 0         | 0         | 0         | 1         |
|         | 0         | 0         | 0         | 0         | 1         | 1         |
|         | 0         | 0         | 0         | 1         | 1         | 1         |
|         | 0         | 0         | 0         | 0         | 0         | 0         |



## MFG-TEST



### GPIO Pull-up/Pull-down(CLG)




|                                                             |
|-------------------------------------------------------------|
| Intel ME Crypto Transport Layer Security (TLS) cipher suite |
| Low = Disable (Default)                                     |
| High = Enable                                               |

|               |                                          |
|---------------|------------------------------------------|
| BIOS RECOVERY | High = Disable (Default)<br>Low = Enable |
|---------------|------------------------------------------|

|                         |
|-------------------------|
| SV_SET_UP               |
| High = Strong (Default) |

|             |
|-------------|
| TEST DETECT |
| Low = Defau |

9/3 SI fo


DMI TERMINATION  
VOLTAGE OVERRIDE

|                                                                      |
|----------------------------------------------------------------------|
| Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT) |
|----------------------------------------------------------------------|

FDI TERMINATION  
VOLTAGE OVERRIDE

|   |                                         |
|---|-----------------------------------------|
| E | LOW - Tx, Rx terminated to same voltage |
|---|-----------------------------------------|


**GFX Present**




**PROJECT : R33**  
Quanta Computer Inc.

|                                  |                                        |               |
|----------------------------------|----------------------------------------|---------------|
| Size<br>Custom                   | Document Number<br>PCH 4/6 (GPIO/MISC) | Rev<br>1A     |
| Date: Wednesday, August 31, 2011 |                                        | Sheet 9 of 43 |

## POWER



## POWER



|                                  |                                    |           |
|----------------------------------|------------------------------------|-----------|
| Size<br>Custom                   | Document Number<br>PCH 5/6 (POWER) | Rev<br>1A |
| Date: Wednesday, August 31, 2011 | Sheet 10 of 43                     |           |

# Cougar Point/Panther Point (GND)


|      |          |                   |
|------|----------|-------------------|
| U32I |          |                   |
| AY4  | VSS[159] | VSS[259] H46      |
| AY42 | VSS[160] | K18               |
| AY46 | VSS[161] | VSS[260] K26      |
| AY8  | VSS[162] | VSS[261] K39      |
| B11  | VSS[163] | VSS[262] K46      |
| B15  | VSS[164] | VSS[263] K7       |
| B19  | VSS[165] | VSS[264] L18      |
| B23  | VSS[166] | VSS[265] L2       |
| B27  | VSS[167] | VSS[266] L20      |
| B31  | VSS[168] | VSS[267] L26      |
| B35  | VSS[169] | VSS[268] L28      |
| B39  | VSS[170] | VSS[269] L36      |
| B7   | VSS[171] | VSS[270] L48      |
| F45  | VSS[172] | VSS[271] M12      |
| BB12 | VSS[173] | VSS[272] P16      |
| BB16 | VSS[174] | VSS[273] M18      |
| BB20 | VSS[175] | VSS[274] M22      |
| BB22 | VSS[176] | VSS[275] M24      |
| BB24 | VSS[177] | VSS[276] M30      |
| BB28 | VSS[178] | VSS[277] M32      |
| BB30 | VSS[179] | VSS[278] M34      |
| BB38 | VSS[180] | VSS[279] M38      |
| BB4  | VSS[181] | VSS[280] M4       |
| BB46 | VSS[182] | VSS[281] M42      |
| BC14 | VSS[183] | VSS[282] M46      |
| BC18 | VSS[184] | VSS[283] M8       |
| BC2  | VSS[185] | VSS[284] N18      |
| BC22 | VSS[186] | VSS[285] P30      |
| BC26 | VSS[187] | VSS[286] N47      |
| BC32 | VSS[188] | VSS[287] P11      |
| BC34 | VSS[189] | VSS[288] P18      |
| BC36 | VSS[190] | VSS[289] T33      |
| BC40 | VSS[191] | VSS[290] P40      |
| BC42 | VSS[192] | VSS[291] P43      |
| BC48 | VSS[193] | VSS[292] P47      |
| BD46 | VSS[194] | VSS[293] P7       |
| BD5  | VSS[195] | VSS[294] R2       |
| BE22 | VSS[196] | VSS[295] R48      |
| BE26 | VSS[197] | VSS[296] T12      |
| BE40 | VSS[198] | VSS[297] T31      |
| BE10 | VSS[199] | VSS[298] T37      |
| BE12 | VSS[200] | VSS[299] T4       |
| BE16 | VSS[201] | VSS[300] W34      |
| BE20 | VSS[202] | VSS[301] T46      |
| BE22 | VSS[203] | VSS[302] T47      |
| BE24 | VSS[204] | VSS[303] T8       |
| BE26 | VSS[205] | VSS[304] V11      |
| BE28 | VSS[206] | VSS[305] V17      |
| BD3  | VSS[207] | VSS[306] V26      |
| BE40 | VSS[208] | VSS[307] V27      |
| BE38 | VSS[209] | VSS[308] V29      |
| BE40 | VSS[210] | VSS[309] V31      |
| BF8  | VSS[211] | VSS[310] V36      |
| BG17 | VSS[212] | VSS[311] V39      |
| BG21 | VSS[213] | VSS[312] V43      |
| BG33 | VSS[214] | VSS[313] V7       |
| BG44 | VSS[215] | VSS[314] W17      |
| BG8  | VSS[216] | VSS[315] W19      |
| BH11 | VSS[217] | VSS[316] W2       |
| BH15 | VSS[218] | VSS[317] W27      |
| BH17 | VSS[219] | VSS[318] W48      |
| BH19 | VSS[220] | VSS[319] Y12      |
| H10  | VSS[221] | VSS[320] Y38      |
| BH27 | VSS[222] | VSS[321] Y4       |
| BH31 | VSS[223] | VSS[322] Y42      |
| BH33 | VSS[224] | VSS[323] Y46      |
| BH35 | VSS[225] | VSS[324] Y8       |
| BH39 | VSS[226] | VSS[325] BG29     |
| BH43 | VSS[227] | VSS[326] N24      |
| BH7  | VSS[228] | VSS[327] A13      |
| D3   | VSS[229] | VSS[328] AD47     |
| D12  | VSS[230] | VSS[329] A33      |
| D16  | VSS[231] | VSS[330] VSS[330] |
| D18  | VSS[232] | VSS[331] A43      |
| D22  | VSS[233] | VSS[332] BG41     |
| D24  | VSS[234] | VSS[333] G14      |
| D26  | VSS[235] | VSS[334] H16      |
| D30  | VSS[236] | VSS[335] T36      |
| D32  | VSS[237] | VSS[336] BG22     |
| D34  | VSS[238] | VSS[337] BG24     |
| D38  | VSS[239] | VSS[338] C22      |
| D42  | VSS[240] | VSS[339] AP13     |
| D8   | VSS[241] | VSS[340] M14      |
| E18  | VSS[242] | VSS[341] AP3      |
| E26  | VSS[243] | VSS[342] AP1      |
| G18  | VSS[244] | VSS[343] BE16     |
| G20  | VSS[245] | VSS[344] BC16     |
| G26  | VSS[246] | VSS[345] BG28     |
| G28  | VSS[247] | VSS[346] BJ28     |
| G36  | VSS[248] |                   |
| G48  | VSS[249] |                   |
| H12  | VSS[250] |                   |
| H18  | VSS[251] |                   |
| H22  | VSS[252] |                   |
| H24  | VSS[253] |                   |
| H26  | VSS[254] |                   |
| H30  | VSS[255] |                   |
| H32  | VSS[256] |                   |
| H34  | VSS[257] |                   |
| F3   | VSS[258] |                   |

CPT\_PPT\_Rev\_0p5

# Cougar Point/Panther Point (GND)


|      |         |               |
|------|---------|---------------|
| U32H |         |               |
| H5   | VSS[0]  |               |
| AA17 | VSS[1]  | VSS[80] AK38  |
| AA2  | VSS[2]  | VSS[81] AK4   |
| AA3  | VSS[3]  | VSS[82] AK42  |
| AA33 | VSS[4]  | VSS[83] AK46  |
| AA34 | VSS[5]  | VSS[84] AK8   |
| AB11 | VSS[6]  | VSS[85] AL16  |
| AB14 | VSS[7]  | VSS[86] AL17  |
| AB39 | VSS[8]  | VSS[87] AL19  |
| AB4  | VSS[9]  | VSS[88] AL2   |
| AB43 | VSS[10] | VSS[89] AL21  |
| P16  | VSS[11] | VSS[90] AL23  |
| AB7  | VSS[12] | VSS[91] AL26  |
| AC19 | VSS[13] | VSS[92] AL27  |
| AC2  | VSS[14] | VSS[93] AL31  |
| AC21 | VSS[15] | VSS[94] AL33  |
| AC24 | VSS[16] | VSS[95] AL34  |
| AC33 | VSS[17] | VSS[96] AL48  |
| AC34 | VSS[18] | VSS[97] AM11  |
| AC48 | VSS[19] | VSS[98] AM14  |
| AD10 | VSS[20] | VSS[99] AM36  |
| AD11 | VSS[21] | VSS[100] AM39 |
| AD12 | VSS[22] | VSS[101] AM43 |
| AD13 | VSS[23] | VSS[102] AM45 |
| AD19 | VSS[24] | VSS[103] AM46 |
| AD24 | VSS[25] | VSS[104] AM7  |
| AD26 | VSS[26] | VSS[105] AN2  |
| AD27 | VSS[27] | VSS[106] AN29 |
| AD33 | VSS[28] | VSS[107] AN3  |
| P40  | VSS[29] | VSS[108] AN31 |
| AD36 | VSS[30] | VSS[109] AP12 |
| AD37 | VSS[31] | VSS[110] AP19 |
| AD38 | VSS[32] | VSS[111] AP28 |
| AD39 | VSS[33] | VSS[112] AP30 |
| AD4  | VSS[34] | VSS[113] AP32 |
| AD40 | VSS[35] | VSS[114] AP38 |
| AD42 | VSS[36] | VSS[115] AP4  |
| AD43 | VSS[37] | VSS[116] AP42 |
| AD45 | VSS[38] | VSS[117] AP46 |
| AD46 | VSS[39] | VSS[118] AP8  |
| AD8  | VSS[40] | VSS[119] AR2  |
| AE2  | VSS[41] | VSS[120] AR48 |
| AE3  | VSS[42] | VSS[121] AT11 |
| AF10 | VSS[43] | VSS[122] AT13 |
| AF12 | VSS[44] | VSS[123] AT18 |
| AD14 | VSS[45] | VSS[124] AT22 |
| AD16 | VSS[46] | VSS[125] AT26 |
| AF18 | VSS[47] | VSS[126] AT28 |
| AF19 | VSS[48] | VSS[127] AT30 |
| AF24 | VSS[49] | VSS[128] AT32 |
| AF26 | VSS[50] | VSS[129] AT34 |
| AF27 | VSS[51] | VSS[130] AT39 |
| AF28 | VSS[52] | VSS[131] AT42 |
| AF31 | VSS[53] | VSS[132] AT46 |
| AF38 | VSS[54] | VSS[133] AT7  |
| AF4  | VSS[55] | VSS[134] AU24 |
| AF42 | VSS[56] | VSS[135] AU30 |
| AF46 | VSS[57] | VSS[136] AV16 |
| AF5  | VSS[58] | VSS[137] AV20 |
| AF7  | VSS[59] | VSS[138] AV24 |
| AF8  | VSS[60] | VSS[139] AV30 |
| AG19 | VSS[61] | VSS[140] AV38 |
| AG2  | VSS[62] | VSS[141] AV4  |
| AG31 | VSS[63] | VSS[142] AV43 |
| AG48 | VSS[64] | VSS[143] AV8  |
| AH11 | VSS[65] | VSS[144] AW14 |
| AH3  | VSS[66] | VSS[145] AW18 |
| AH36 | VSS[67] | VSS[146] AW2  |
| AH39 | VSS[68] | VSS[147] AW22 |
| BE10 | VSS[69] | VSS[148] AW26 |
| AH42 | VSS[70] | VSS[149] AW28 |
| AH46 | VSS[71] | VSS[150] AW32 |
| AH7  | VSS[72] | VSS[151] AW34 |
| A119 | VSS[73] | VSS[152] AW36 |
| A121 | VSS[74] | VSS[153] AW40 |
| A124 | VSS[75] | VSS[154] AW48 |
| A133 | VSS[76] | VSS[155] AV11 |
| A134 | VSS[77] | VSS[156] AV12 |
| AK12 | VSS[78] | VSS[157] AY22 |
| AK3  | VSS[79] | VSS[158] AY28 |

CPT\_PPT\_Rev\_0p5




del M2 solution

### VREF DQ0 M2 Solution



4/27: layout modify

### Place these Caps near So-Dimm0.



### VREF DQ0 M1 Solution




PROJECT : R33  
Quanta Computer Inc.

| Size                             | Document Number       | Rev            |
|----------------------------------|-----------------------|----------------|
| Custom                           | DDR3 DIMM0-RVS (5.2H) | 1A             |
| Date: Wednesday, August 31, 2011 |                       | Sheet 12 of 43 |








|    | Chelsea | Thames |
|----|---------|--------|
| Ra | 1.69K   | n/a    |
| Rb | n/a     | 1.27K  |
| Rc | 1K      | 2K     |





| MEM_ID[3:0] | Vendor           | Type               | Vendor P/N           |
|-------------|------------------|--------------------|----------------------|
| 0000        | Hynix - D (VEGA) | 84Mx16 *8, 900Mhz  | HS1QJ6630FR-11C      |
| 0001        | Micron - G die   | 84Mx16 *8, 900Mhz  | MT41J364M1J3T-1076-G |
| 0010        | Samsung - G die  | 84Mx16 *8, 900Mhz  | K4W616466-BC11       |
| 0011        | Hynix - B (VEGA) | 128Mx16 *8, 900Mhz | HS1Q26630FR-11C      |
| 0100        | Micron - D die   | 128Mx16 *8, 900Mhz | MT41J328M16HA-1076-D |
| 0101        | Samsung - C die  | 128Mx16 *8, 900Mhz | K4W261646C- HC11     |
| 0110        | Hynix - B (VEGA) | 128Mx16 *4, 900Mhz | HS1Q26630FR-11C      |
| 0111        | Micron - D die   | 128Mx16 *4, 900Mhz | MT41J328M16HA-1076-D |
| 1000        | Samsung - C die  | 128Mx16 *4, 900Mhz | K4W261646C- HC11     |
| 1001        |                  |                    |                      |
| 1010        |                  |                    |                      |
| 1011        |                  |                    |                      |
| 1100        |                  |                    |                      |
| 1101        |                  |                    |                      |
| 1110        |                  |                    |                      |
| 1111        |                  |                    |                      |

|        |    | GPIO16   | GPIO20   | GPIO15   |        |
|--------|----|----------|----------|----------|--------|
| Thames | XT | PWRCTRL2 | PWRCTRL1 | PWRCTRL0 | V-CORE |
| L      |    | 0        | 0        | 0        | 1.0V   |
| M      |    | 0        | 0        | 1        | 0.9V   |
| H      |    | 0        | 1        | 0        | 0.875V |
|        |    | 0        | 1        | 1        | 0.85V  |
|        |    | 1        | 0        | 0        | 0.8V   |
|        |    | 1        | 0        | 1        | 0.75V  |


Access to SMBus and SDA/SCL is mandatory on all designs  
Add test points on SMBus and SDA/SCL for debug



A 3-k external pull up (3.3 V) is required if an external BIOS ROM chip is used.



| Memory Type |                                                                                                                                                                                   |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DDR3        | 27-MHz ( $\pm 30$ ppm) crystal connected to XTALIN/XTALOUT, or 27-MHz (1.8 V) oscillator connected to XTALIN.                                                                     |
| GDDR5       | 27-MHz (3.3 V) oscillator connected to XO_IN, and 100-MHz (3.3 V) oscillator connected to XO_IN2. (By default, this clock should not be spread since internal spreading is used.) |



Debug only,  
for clock observation,  
if not needed, DNI



route 50ohms  
single-ended/  
100ohms diff and keep short

<14,18,19,43> +1.0V\_VGA

<15,18,19,43> +1.8V\_VGA



|                                       |                                |           |
|---------------------------------------|--------------------------------|-----------|
| PROJECT : R33<br>Quanta Computer Inc. |                                |           |
| Size<br>Custom                        | Document Number<br>THAMES_XTAL | Rev<br>1A |
| Date: Wednesday, August 31, 2011      | Sheet 16 of 43                 |           |




| CONFIGURATION STRAPS -- SEE EACH DATABOOK FOR STRAP DETAILS<br>ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET |                                |                                          |                                                                                                                                                                                                                                                                                                                                                     |                  |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|
| STRAPS                                                                                                                                                                 | MLPS                           | GPIO PIN                                 | DESCRIPTION OF DEFAULT SETTINGS                                                                                                                                                                                                                                                                                                                     | Default Setting  |
| MLPS_DISABLE                                                                                                                                                           | NA                             | GPIO_28_FDO                              | Enable MLPS, NA for Thames/Whistler/Seymour<br>0: Enable MLPS, disable GPIO PINSTRAP<br>1: Disable MLPS, enable GPIO PINSTRAP                                                                                                                                                                                                                       | X                |
| TX_PWRS_ENB                                                                                                                                                            | PS_1[4]                        | GPIO0                                    | Transmitter Power Savings Enable<br>0: 50% Tx output swing<br>1: Full Tx output swing                                                                                                                                                                                                                                                               | X                |
| TX_DEEMPH_EN                                                                                                                                                           | PS_1[5]                        | GPIO1                                    | PCIe Transmitter De-emphasis Enable<br>0: Tx de-emphasis disabled<br>1: Tx de-emphasis enabled                                                                                                                                                                                                                                                      | X                |
| BIF_GEN3_EN_A                                                                                                                                                          | PS_1[1]                        | GPIO2                                    | PCIe Gen3 Enable (NOTE: RESERVED for Thames/Whistler/Seymour)<br>0: GEN3 not supported at power-on<br>1: GEN3 supported at power-on                                                                                                                                                                                                                 | 1                |
| BIF_VGA_DIS                                                                                                                                                            | PS_2[4]                        | GPIO9                                    | VGA Control<br>0: VGA controller capacity enabled<br>1: VGA controller capacity disabled (for multi-GPU)                                                                                                                                                                                                                                            | 0                |
| ROMIDCFG[2:0]                                                                                                                                                          | PS_0[3..1]                     | GPIO[13:11]                              | Serial ROM type or Memory Aperture Size Select<br>If GPIO22 = 0, defines memory aperture size<br>If GPIO22 = 1, defines ROM type<br>100 - 512bit M25P05A (ST)<br>101 - 1Mbit M25P10A (ST)<br>100 - 2Mbit V25P10A (ST)<br>101 - 4Mbit V25P40 (ST)<br>101 - 8Mbit V25P80 (ST)<br>100 - 512Kbit Pm25LV612 (Chingis)<br>101 - 1Mbit Pm25LV010 (Chingis) | XXX              |
| BIOS_ROM_EN                                                                                                                                                            | PS_2[3]                        | GPIO22                                   | Enable external BIOS ROM device<br>0: Disabled<br>1: Enabled                                                                                                                                                                                                                                                                                        | X                |
| AUD[1]<br>AUD[0]                                                                                                                                                       | NA<br>NA                       | HSYNC<br>VSYNC                           | 00 - No audio function<br>01 - Audio for DP only<br>10 - Audio for DP and HDMI if dongle is detected<br>11 - Audio for both DP and HDMI<br>HDMI must only be enabled on systems that are legally entitled. It is the responsibility of the system designer to ensure that the system is entitled to support this feature.                           | XX               |
| CEC_DIS                                                                                                                                                                | PS_0[4]                        | GENLK_VSYNC                              | Enable CEC function. Reserved for Thames/Whistler/Seymour<br>0: Disabled<br>1: Enabled                                                                                                                                                                                                                                                              | X                |
| RESERVED<br>RESERVED<br>RESERVED<br>RESERVED                                                                                                                           | PS_1[3]<br>PS_1[2]<br>NA<br>NA | GENLK_CLK<br>GPIO8<br>GPIO21<br>GENERICC | Reserved<br>Reserved<br>Reserved<br>Reserved (for Thames/Whistler/Seymour only)                                                                                                                                                                                                                                                                     | 0<br>0<br>0<br>0 |
| AUD_PORT_CONN_PINSTRAP[2]<br>AUD_PORT_CONN_PINSTRAP[1]<br>AUD_PORT_CONN_PINSTRAP[0]                                                                                    | PS_3[5]<br>PS_3[4]<br>PS_0[5]  | NA<br>NA<br>NA                           | STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS<br>111 = 0 usable endpoints<br>110 = 1 usable endpoints<br>101 = 2 usable endpoints<br>100 = 3 usable endpoints<br>011 = 4 usable endpoints<br>010 = 5 usable endpoints<br>001 = 6 usable endpoints<br>000 = all endpoints are usable                                                | XXX              |

### Memory Aperture size


| GPIO9<br>BIOSROM |      | GPIO13<br>ROMIDCFG2 | GPIO12<br>ROMIDCFG1 | GPIO11<br>ROMIDCFG0 |
|------------------|------|---------------------|---------------------|---------------------|
| 0                | 128M | 0                   | 0                   | 0                   |
| 0                | 256M | 0                   | 0                   | 1                   |
| 0                | 64M  | 0                   | 1                   | 0                   |
| 0                | 32M  | 0                   | 1                   | 1                   |
| 0                | 512M | 1                   | 0                   | 0                   |
| 0                | 1G   | 1                   | 0                   | 1                   |
| 0                | 2G   | 1                   | 1                   | 0                   |
| 0                | 4G   | 1                   | 1                   | 1                   |

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.

### Power Up/Down Sequence



PROJECT : R33  
Quanta Computer Inc.






2. BACO Support: Refer to the BACO reference schematics/Application note for detail about BIF\_VDDC Rail if BACO is Supported (Uninstall Ra)



For Thames a dedicated BEAD is required for each DPAB\_VDD18, DPCD\_VDD18, DPEF\_VDD18

For Thames a dedicated BEAD is required for each DPAB\_VDD10, DPCD\_VDD10, DPEF\_VDD10




<14,16,18,43> +1.0V\_VGA  
<15,16,18,43> +1.8V\_VGA




**PROJECT : R33**  
**Quanta Computer Inc.**

|                                  |                                            |           |
|----------------------------------|--------------------------------------------|-----------|
| Size<br>Custom                   | Document Number<br><b>THAMES_DP Powers</b> | Rev<br>1A |
| Date: Wednesday, August 31, 2011 | Sheet 19 of 43                             |           |






# CHANNEL B: 256MB/512MB DDR3






# LID Switch

23






100mA



Please note that 2011 camera is +3V a We do not need to use 5V -> 3.95V regulator!

follow L6 location


USBP4- R8 \*0.4 USBP4- R  
USBP4+ R9 \*0.4 USBP4+ R



PROJECT : R33  
Quanta Computer Inc.


| Size                             | Document Number  | Rev |
|----------------------------------|------------------|-----|
| Custom                           | LCD CONN/LID/CAM | 1A  |
| Date: Wednesday, August 31, 2011 | Sheet 23 of 43   |     |

# CRT PORT






<6> CRT\_R  
<6> CRT\_G  
<6> CRT\_B  
<6> HSYNC\_COM  
<6> VSYNC\_COM  
<6> DDCCLK  
<6> DDCDATA

CRT\_R\_1  
CRT\_G\_1  
CRT\_B\_1  
HSYNC\_COM\_1  
VSYNC\_COM\_1  
DDCCLK\_1  
DDCDATA\_1




# HOLE







## EMI request





## EMI request





## Add for EMI




## close to HDMI conn

DISCRETE HDMI I2C SELECT  
Close to HDMI Connector


## reserve for Intel DG




## EMI request





## reserved for EMI


PROJECT : R33  
Quanta Computer Inc.




## CN12
















31





<30> MY[0..17]  MY[0..17]


<30> MX[0..7]  MX[0..7]



EC KB3930 has included K/B pull-up resistor and function




## ***TOUCH PAD Con.***




1. +3VPCU(LIDSWITCH PWR)
2. QUICK\_BUTTON
3. LIDSWITCH
4. POWERON#
5. PWRLED#
6. GND

```
change to +3VSUS
close conn
```



25 mils


TOUCH PAD CONN  
DFFC08FR026  
50503-0080n-001-8p-



**PROJECT : R33**  
**Quanta Computer Inc.**


|                                  |                                        |                |
|----------------------------------|----------------------------------------|----------------|
| Size<br>Custom                   | Document Number<br><b>LED/KB/SW/TP</b> | Re<br>1        |
| Date: Wednesday, August 24, 2011 |                                        | Sheet 31 of 43 |

## CPU FAN





## SATA HDD CONNECTOR


32




## SATA ODD CONNECTOR



follow INTEL DG change eject PU to +3V.




High : ODD power down  
Low : ODD power on




PROJECT : R33  
Quanta Computer Inc.


|                                 |                                |           |
|---------------------------------|--------------------------------|-----------|
| Size<br>Custom                  | Document Number<br>HDD/ODD/FAN | Rev<br>1A |
| Date: Thursday, August 25, 2011 | Sheet 32                       | of 43     |


# Mini PCI-E Card 1 WLAN




## Accelerometer Sensor













CPU system agent  
 voltage slew rate of 0.5 -10 mV/μs

| H_FC_C22<br>VID0 | VCCSA_SEL<br>VID1 | Vout                                             |
|------------------|-------------------|--------------------------------------------------|
| 0                | 0                 | 0.9V                                             |
| 0                | 1                 | 0.80V (SV-RT8241DZGQW)<br>0.85V (LV-RT8241EZGQW) |
| 1                | 0                 | 0.725V                                           |
| 1                | 1                 | 0.675V                                           |













$$V_0 = 0.827 \cdot (R_1 + R_2) / R_2$$








SV 35W CPU  
 VID1=0.9V  
 IccMax=53A  
 Icc\_Dyn=43A  
 Icc\_TDC=36A  
 R\_LL=1.9m ohm  
 OCP=60A




SV 35W GT2  
 VID1=1.23V  
 IccMax=33A  
 Icc\_Dyn=20.2A  
 Icc\_TDC=21.5A  
 R\_LL=3.9m ohm  
 OCP=36A



**+1.0V/0.935V +/- 5%**  
**Continue current:2A**  
**Peak current:3A**  
**OCp minimum 4.5A**

|           |                                                                   |
|-----------|-------------------------------------------------------------------|
| +3V       | <2,6,7,8,9,10,12,13,14,18,23,24,25,27,28,29,30,31,32,33,39,40,42> |
| +VIN      | <23,34,35,36,37,38,39,41,42>                                      |
| +1.8V     | <4,7,10,38>                                                       |
| +3VSS     | <2,6,7,8,9,10,23,33,35,38,39,42>                                  |
| +5VSS     | <10,28,35,36,37,38,39,40,41,42>                                   |
| +3V_VGA   | <18>                                                              |
| +12VALW   | <32,34,39>                                                        |
| +1.5VSUS  | <2,4,10,12,13,37>                                                 |
| +1.5V_VGA | <18,20,21,22>                                                     |
| +1.8V_VGA | <15,16,18,19>                                                     |
| +3V_DELAY | <15,17,18,42>                                                     |
| +VGA_CORE | <18,42>                                                           |



$$V0 = 0.827 * (R1 + R2) / R2$$

| Symour-XT | Voltage level | R1 Value | R1 P/N      |
|-----------|---------------|----------|-------------|
| 17W       | 1.0V          | 2.15K    | CS22152FB07 |
| 25W       | 0.935V        | 1.37K    | CS21372FB19 |

